


Models a complete system consisting of hardware (featuring heterogeneous multi-cores and shared resources), code and parallel tasks, including the global physical memory layout.



•••





#inherits from" relationship

## Open questions:

What about other aiT/CRL-specific things beyond WIR Context?

## Details omitted here for the sake of simplicity of the diagrams:

- Bus arbitration policies
- Distinction between loop-bounds and flow-restrictions below WIR FlowFact
- All core classes (i.e., from WIR\_System down to WIR\_Parameter)
  inherit from one base class so that all WIRs, functions, BBs, etc. obtain
  a unique numerical identifier that can be queried. This numerical
  identifier should then be used to implement sets of operations and so
  on.
- Solely use of STL containers, Boost serialization, maybe Boost graphs.
- Proper copy constructors right from the beginning. Beware: copying must preserve the order/monotonicity of the numerical IDs mentioned above in order to keep copied STL sets in exactly the same order.
- Simple and clean API with minimized exposure of pointers to WIR objects. C++ references shall be used wherever possible. 64bit-safe design right from the beginning! constness of methods and arguments shall be annotated wherever possible.
- Testbench featuring unit tests so that classes and their methods are explicitly tested.
- ASM code parsers for different processor architectures.