

## CS322 Term Project Assignment

Name: Shubhajeet Dey

RollNo: 1901CS58

### \* Term project Assignment \*

\* Instruction Available  $\Rightarrow$  (16 bits = 2 bytes) (Each Register can store 8bit info)

RType Instructions (ADD, SUB, AND, XOR)  $\Rightarrow$

No. of bits $\rightarrow$	4	2	2	2	6	
per section	op	rs	rt	rd	0	→ zeroes

op  $\rightarrow$  operation code (4 bits)

\* 4-registers

allowed R0...R3

rs  $\rightarrow$  Address of first register

so, 2 bits

\* 4-bits for op-code

rt  $\rightarrow$  Address of second register

rd  $\rightarrow$  Address of destination register.

\* op  $\Rightarrow$

↳ after operation on contents of rs and rt

for ADD  $\rightarrow$  0000

for SUB  $\rightarrow$  0011

Say \$rs, \$rt, \$rd represents  
content of respective  
registers.

for AND  $\rightarrow$  0001

for XOR  $\rightarrow$  0010


Process  $\Rightarrow$

$$\$rd = \$rs \text{ (op)} \$rt$$

: 4 cycle Taken

$\therefore \text{op} = \text{ADD, SUB,}$   
 $\text{AND, XOR}$

\* Load instruction →



op → operation code (4 bits)

rs → source register address

rt → destination register address

Offset → 8 bit offset [ As the Data Memory has 8 bit addressing i.e it is capable of addressing  $2^8$  bytes in the memory ]

\* Here \$rs and \$rt represent content of respective registers.

Process: →  $\$rt = M[\$rs + \text{offset}]$  [  $= 2^8 \times 8$  ]


↳  $M[x]$  returns value in Memory whose address is 'x'.

\* OP code for this instruction is 010X

(X is don't care)

∴ 5 Cycle Taken

\* Store instruction →



OP → operation code (4 bits)

rs → source register address

rt → The register address, whose contents have to be stored.

offset → 8 bit offset [As the Data Memory has 8 bit addressing i.e. it is capable of addressing  $2^8$  bytes in the memory]

\* Here \$rs and \$rt represent content of respective registers.

Process →

$$M[\$rs + \text{offset}] = \$rt$$

[Memory  
=  $2^8 \times 8$ ]


$M[x]$  represents content in memory whose address is  $x$

\* OP code for this instruction is 011X

(X is don't care)

∴ 4 cycle Taken

\* Branch Type instructions:  $\rightarrow$  (BEQ, BLT, BGT)



OP:  $\rightarrow$  operation code (4 bits)

$\gamma s$ :  $\rightarrow$  Address of first register

$\gamma t$ :  $\rightarrow$  Address of second register

offset:  $\rightarrow$  8 bit offset [instruction memory has 8 bit

addressing i.e. ~~it has 8 bit address~~

~~capacity of address Memory =  $2^8 \times 16$~~

16 bit  $\leftarrow$   
instruction

\* Here  $\$rs$  and  $\$rt$  represent  
content of the respective  
registers:  $\rightarrow$

\* Op:  $\rightarrow$

for BEQ:  $\rightarrow$  100x

for BLT:  $\rightarrow$  1001 1010

for BGT:  $\rightarrow$  1001 1011

if ( $\$rs$  op  $\$rt$ )

[ Process ]

PC = PC + offset

$\hookrightarrow$  op = eq, lt, gt

$\hookrightarrow$  here offset is

already scaled to  
word size in ~~10000~~

Logism.

$\therefore$  3 cycle Taken

\* Jump instruction :-

No. of bits → per section	4	8	4
	OP	8 bit Address	0 ↳ <u>20000</u>

OP → operation code (4 bits)

Address → 8 bit Address to be jumped at

Process:-

[ As instruction memory has 8 bit addressing ]

∴ PC = 8 bit Address

\* OP code for this instruction is ~~1111~~ 111X

(X is don't care)

∴ 3 cycle Taken

\* ADDI ~~1000~~ instructions (Immediate) →

No. of bits →

per section

4	2	2	8
OP	rs	rt	8 bit <del>immediate</del> immediate operand

OP → operation code (4 bits)

rs → Address of source register

computed

rt → Address of destination register where value have to be stored.

Immediate → 8 bit Number to be ~~not~~ computed.

Operand

Process : →

Here  $\$rs$  and  $\$rt$  represent  
content of respective registers.



$$\$rt = \$rs(Op) imm$$

~~imm~~

; imm : → immediate  
operand

Op : → add, ~~sub~~


\* Op →


For ADDI : → ~~100 110 X~~ (X is don't care)

~~PC AND IMM~~


∴ 4 cycle Taken

## CPU Datapath(Multicycle):






### 8 BIT ALU WITH COMPARATOR FOR BRANCH



### State Diagram with State Description:



In total of 4 bits are used to represent state of the System.

Here  $PC = PC + 1$ , as Logisim considers ~~chooses~~ a word (16 bits) as a single block with a unique 8 bit address, because of which  $PC = PC + 1$  represents next instruction address.

Here, also Instruction Memory and Data Memory are taken different as the first one is  $2^8 \times 16$  Memory with 8 bit addressing and 16 bit memory word and second one is  $2^8 \times 8$  Memory with 8 bit addressing and 8 bit memory word (8 bit value are being operated on). Also, it provides more security (as user can overwrite instruction with data unknowingly if both are merged).

Instruction Memory is read only and Data Memory is both read ~~and~~ and write for this project.

(same reason) → branch  
Here ~~the~~ offset doesn't need to be scaled as it is already taken care by Logisim.

\* State:  $\rightarrow S_3 S_2 S_1 S_0$

\* Op Code:  $\rightarrow op_3 op_2 op_1 op_0$

\* Next State:  $\rightarrow N_3 N_2 N_1 N_0$

$\therefore op, op_0 \rightarrow$  Are controlled by ALU Control signal, if 1 then op is derived directly from  $IRE[15-12]$  or if 0 then '+' signal is send.

↳ (00)

\*  $IRE[13-12]$  can ~~not~~ say about the ALU op.

State Table: $X$  is don't care, remaining combinations are don't care.

S3	S2	S1	S0	Op3	Op2	Op1	Op0	N3	N2	N1	N0
0	0	0	0	X	X	X	X	0	0	0	1
0	0	0	1	0	0	X	X	0	0	1	0
0	0	0	1	0	1	X	X	0	1	0	0
0	0	0	1	1	1	0	X	0	1	0	0
0	0	0	1	1	0	X	X	1	0	0	1
0	0	0	1	1	1	1	X	1	0	1	0
0	0	1	0	X	X	X	X	0	0	1	1
0	0	1	1	X	X	X	X	0	0	0	0
0	1	0	0	0	X	1	X	0	1	0	1
0	1	0	1	X	X	X	X	0	0	0	0
0	1	0	0	0	X	0	X	0	1	1	0
0	1	1	0	X	X	X	X	0	1	1	1
0	1	1	1	X	X	X	X	0	0	0	0
0	1	0	0	1	X	X	X	1	0	0	0
1	0	0	0	X	X	X	X	0	0	0	0
1	0	0	1	X	X	X	X	0	0	0	0
1	0	1	0	X	X	X	X	0	0	0	0

Scanned by TapScanner

The state and input combinations have already been optimized for minimization.

$$S_0, N_3 \Rightarrow \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \text{Op3} \bar{\text{Op2}} + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \text{Op3} \text{Op2} \text{Op1} \\ + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \text{Op3}$$

$$\bar{S}_3 S_2 \bar{S}_1 S_0 \text{Op3} (\bar{\text{Op2}} + \text{Op2} \text{Op1}) + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \text{Op3}$$

$$(N_3) \Rightarrow \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \text{Op3} \bar{\text{Op2}} + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \text{Op3} \text{Op2} \text{Op1} \\ + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \text{Op3} \boxed{x + \bar{x}y = x + y}$$

Scanned by TapScanner

\*  $x + x'y = x + y$

$S_0, N_2 \rightarrow$

$$\bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \bar{O}P_3 O\bar{P}_2 + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 O\bar{P}_3 O\bar{P}_2 \bar{O}\bar{P}_1$$

$$+ \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \bar{O}P_3 O\bar{P}_1 + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \bar{O}P_3 \bar{O}\bar{P}_1$$

$$+ \bar{S}_3 S_2 S_1 \bar{S}_0,$$

$$[X + \bar{X} = 1]$$

$$X + \bar{X} Y = X + Y$$

$$AB + A\bar{B} = A]$$

(N)  $\rightarrow \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \bar{O}P_3 O\bar{P}_2 +$

$$\bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 O\bar{P}_2 \bar{O}\bar{P}_1 + \bar{S}_3 S_2 \bar{S}_0 \bar{O}P_3 + \bar{S}_3 S_2 S_1 \bar{S}_0$$

$S_0, N_1 \rightarrow$

$$(\bar{S}_3 S_2 \bar{S}_1 \bar{O}P_3 \bar{O}P_2 \bar{O}P_1 S_0 \bar{O}P_3 O\bar{P}_2) + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 O\bar{P}_3 O\bar{P}_2 O\bar{P}_1$$

$$+ \bar{S}_3 \bar{S}_2 S_1 \bar{S}_0 + \bar{S}_3 S_2 \bar{S}_1 \bar{S}_0 \bar{O}P_3 \bar{O}\bar{P}_1$$

$$+ \bar{S}_3 S_2 S_1 \bar{S}_0$$

$$[AB + A\bar{B} = A]$$

$$X + \bar{X} Y = X + Y]$$

(N)  $\rightarrow \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 \bar{O}P_3 O\bar{P}_2 + \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 O\bar{P}_3 O\bar{P}_2 O\bar{P}_1$

$$+ \bar{S}_3 S_1 \bar{S}_0 + \bar{S}_3 S_2 \bar{S}_0 \bar{O}P_3 \bar{O}\bar{P}_1$$

$S_0, N_0 \Rightarrow$

$$\bar{S}3 \bar{S}2 \bar{S}1 \bar{S}0 + \bar{S}3 \bar{S}2 \bar{S}1 \bar{S}0 \text{Op3 } \bar{\text{Op2}} + \bar{S}3 \bar{S}2 \bar{S}1 \bar{S}0$$

$$+ \bar{S}3 \bar{S}2 \bar{S}1 \bar{S}0 \text{Op3 Op1} + \bar{S}3 \bar{S}2 \bar{S}1 \bar{S}0$$

$$[x + \bar{x}y = x + y]$$

$$AB + A\bar{B} = A]$$

(N<sub>0</sub>)  $\Rightarrow$

$$\bar{S}3 \bar{S}2 \bar{S}0 + \bar{S}3 \bar{S}2 \bar{S}1 \text{Op3 } \bar{\text{Op2}} +$$

$$\bar{S}3 \bar{S}0 \text{Op3 Op1} + \bar{S}3 \bar{S}1 \bar{S}0$$

Output Logic  $\Rightarrow$  [Moore Machine]  $\Rightarrow$

State M\_READ M-WRITE IW DW R\_DST MEM2RF

0000	0	0	1	0	X	X
0001	0	0	0	0	X	X
0010	0	0	0	0	X	X
0011	0	0	0	0	1	0
0100	0	0	0	0	X	X
0101	0	1	0	0	X	X
0110	1	0	0	1	X	X
0111	0	0	0	0	0	1
1000	0	0	0	0	0	0
1001	0	0	0	0	X	X
1010	0	0	0	0	X	X

<u>State</u>	RF_WRITE	AW	BW	ALU_src1	ALU_src2
0000	0	0	0	0	1
0001	0	1	1	0	2
0010	0	0	0	1	0
0011	1	0	0	x	x
00000100	0	0	0	1	2
00001010	0	0	0	x	x
0110	0	0	0	x	x
0111	1	0	0	x	x
1000	1	0	0	x	x
1001	0	0	0	1	0
1010	0	0	0	x	x

<u>State</u>	ALU_Control	ResW	PC_src	PW
0000	0	0	2	1
0001	0	1	x	0
0010	1	1	x	0
0011	x	0	x	0
0100	0	1	x	0
0101	x	0	x	0
0110	x	0	x	0
0111	x	0	x	0
1000	x	0	x	0
1001	1	0	0	1
1010	x	0	3	1

\* M-READ:→

		S150			
		00	01	11	10
00	00	0 0	0 1	0 3	0 2
	01	0 4	0 5	0 7	1 6
11	X 12	X 13	X 15	X 14	
	10	0 8	0 9	X 11	0 10

$$M\text{-READ} = S_2 S_1 \bar{S}_0$$

\* M-WRITE:→

		S150			
		00	01	11	10
00	00	0 0	0 1	0 3	0 2
	01	0 4	1 5	0 7	0 6
11	X 12	X 13	X 15	X 14	
	10	0 8	0 9	X 11	0 10

$$M\text{-WRITE} = S_2 \bar{S}_1 S_0$$

\* IW:→

		S150			
		00	01	11	10
00	00	1 0	0 1	0 3	0 2
	01	0 4	0 5	0 7	0 6
11	X 12	X 13	X 15	X 14	
	10	0 8	0 9	X 11	0 10

$IW = \bar{S}_3 \bar{S}_2 \bar{S}_1 \bar{S}_0$

\*  $DW \Rightarrow$

		S1 <sub>0</sub>	00	01	11	10
		S3S2	00	01	11	10
		00	0 <sub>0</sub>	0 <sub>1</sub>	0 <sub>3</sub>	0 <sub>2</sub>
		01	0 <sub>4</sub>	0 <sub>5</sub>	0 <sub>7</sub>	1 <sub>6</sub>
		11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
		10	0 <sub>8</sub>	0 <sub>9</sub>	X <sub>11</sub>	0 <sub>10</sub>

$$DW = S2' S1 \bar{S0}$$

\*  $R\_DST \Rightarrow$

		S1 <sub>0</sub>	00	01	11	10
		S3S2	00	01	11	10
		00	X <sub>0</sub>	X <sub>1</sub>	1 <sub>3</sub>	X <sub>2</sub>
		01	X <sub>4</sub>	X <sub>5</sub>	0 <sub>7</sub>	X <sub>6</sub>
		11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
		10	0 <sub>8</sub>	0 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>

$$R\_DST = \bar{S3} \bar{S2}$$

\*  $MEM2RF \Rightarrow$

		S1 <sub>0</sub>	00	01	11	10
		S3S2	00	01	11	10
		00	X <sub>0</sub>	X <sub>1</sub>	0 <sub>3</sub>	X <sub>2</sub>
		01	X <sub>4</sub>	X <sub>5</sub>	1 <sub>7</sub>	X <sub>6</sub>
		11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
		10	0 <sub>8</sub>	0 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>

$$MEM2RF = S2$$

\* RF\_WRITE  $\rightarrow$

		00	01	11	10
		00	01	11	10
		00	01	11	10
S1S0	S3S2	0	0	1	0
		0	1	3	2
		0	0	1	0
		4	5	7	6
		X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
		1	0	X <sub>11</sub>	0
		8	9	X <sub>11</sub>	X <sub>10</sub>

$$RF\_WRITE = S1S0 + S3\bar{S}1\bar{S}0$$

\* AW  $\rightarrow$

		00	01	11	10
		00	01	11	10
		00	01	11	10
S1S0	S3S2	0	1	0	0
		0	0	3	2
		0	0	7	6
		X	X	X	X
		12	13	15	14
		0	0	X <sub>11</sub>	0
		8	9	X <sub>11</sub>	X <sub>10</sub>

$$AW = \bar{S}3\bar{S}2\bar{S}1S0$$

$$\text{As } AW = BW = \bar{S}3\bar{S}2\bar{S}1S0$$

\* ALU-Src1  $\rightarrow$

		00	01	11	10
		00	01	11	10
		00	01	11	10
S1S0	S3S2	0	0	X <sub>3</sub>	1
		0	1	3	2
		1	X	X	X
		q	s	7	6
		X	X	X	X
		12	13	15	14
		X	1	X <sub>11</sub>	X <sub>10</sub>

$$ALU-Src1 = S1 + S2 + S3$$

\* ALU-Src 2 :

Bit 0 : $\Rightarrow S_3 S_2$		S150			
		00	01	11	10
00	1	0	X <sub>3</sub>	0 <sub>2</sub>	
01	0 <sub>4</sub>	X <sub>5</sub>	X <sub>7</sub>	X <sub>6</sub>	
11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>	
10	X <sub>8</sub>	0 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>	

Bit 0 :  $\bar{S}_2 \bar{S}_1 \bar{S}_0$

Bit 1 :

Bit 1 : $\Rightarrow S_3 S_2$		S150			
		00	01	11	10
00	0	1	X <sub>3</sub>	0 <sub>2</sub>	
01	1 <sub>4</sub>	X <sub>5</sub>	X <sub>7</sub>	X <sub>6</sub>	
11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>	
10	X <sub>8</sub>	0 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>	

Bit 1 :  $S_2 + \bar{S}_3 S_0$

\* ALU-Control :

ALU-Control		S150			
		00	01	11	10
00	0	0	X <sub>3</sub>	1 <sub>2</sub>	
01	0 <sub>4</sub>	X <sub>5</sub>	X <sub>7</sub>	X <sub>6</sub>	
11	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>	
10	X <sub>8</sub>	1 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>	

\* ResW  $\Rightarrow$

		S1S0	00	01	11	10
		00	0	1	0	1
		01	1	0	0	0
		11	X	X	X	X
		10	0	0	X	0

$$\text{ResW} \Rightarrow \text{ResW} = S_2 \bar{S}_1 \bar{S}_0 + \bar{S}_3 \bar{S}_2 \bar{S}_1 \bar{S}_0 \\ + \bar{S}_3 \bar{S}_2 S_1 \bar{S}_0$$

\* PC-SRC  $\Rightarrow$

Bit 0  $\Rightarrow$

		S1S0	00	01	11	10
		00	0	X	X	X
		01	X	X	X	X
		11	X	X	X	X
		10	X	0	X	1

Bit 0  $\Rightarrow S_1$

Bit 1  $\Rightarrow$

		S1S0	00	01	11	10
		00	1	X	X	X
		01	X	X	X	X
		11	X	X	X	X
		10	X	0	X	1

Bit 1  $\Rightarrow \bar{S}_3 + S_1$


\* PW:→



		00	01	11	10	
		00	1	03	02	
		01	04	05	07	06
		11	X 12	X 13	X 15	X 14
		10	08	19	X 11	1 10


$$PW = \overline{S3} \overline{S2} \overline{S1} \overline{S0} + S3S0 + S3S1$$

Scanned by TapScanner

## Controller Design:








## Output:

**Data Memory position 0x01 is set to 0x08 for Load operation. All the registers are set to 0 by default. PC is set to 0**


**Now, the instructions inputted in Instruction Memory:**

IM_Address	Instruction in Hex	Description	Remarks
0x00	0x4101	Load M[0x01+ (\$r0)] = M[0x01] in \$r1	Now, \$r1=0x08
0x01	0xCA0C	ADD immediate \$r2 and 12, store value in \$r2	Now, \$r2=0x0C
0x02	0x0640	ADD \$r1 and \$r2, store in \$r1	Now, \$r1=0x14
0x03	0x6102	Store \$r1 in M[0x02+ (\$r0)] = M[0x02]	Now, M[0x02]=0x14
0x04	0xB601	Branch if \$r1 > \$r2, offset = 1, meaning PC = PC* + 1, PC* = incremented PC	
0x05	0xA901	Branch if \$r2 < \$r1, offset = 1, meaning PC = PC* + 1, PC* = incremented PC	
0x06	0xE050	Jump to address 0x05	PC = 0x05

### Initial State:





After 5 cycles for Load instruction:



Here \$r1 is loaded with 0x08.


After 4 cycles for Add immediate:






Here \$r2 is loaded with 0x0C.


After 4 cycles for Add instruction:






Here \$r1 = 0x14 = 0x08 + 0x0C.


## **After 4 cycles for store:**





Here, contents of \$r1 = 0x14 is stored in M[0x02].

After 3 cycles for branch:




Here as \$r1 > \$r2, the branch operation is true,

So new PC = PC\* + 0x01,

Where PC\* = 0x04 + 0x01 = 0x05,


Hence, new PC = 0x06.

After 3 cycles for jump:



Here new PC = 0x05.

After 3 cycles for branch:



Here as \$r2 < \$r1, the branch operation is true,

So, new PC = PC\* + 0x01,

Where PC\* = 0x05 + 0x01 = 0x06,

Hence new PC = 0x07.