

Title: Shift Registers

Objective: To study shift registers SISO, SIPO, PISO, PIPO

Apparatus Digital board, 49-9 patch chords, IC741576, IC741508, IC741504, IC741532 & required logic gates if any.

Pin Dragram:

CLOCKI			-IK -
PRESETI	BON-	142	-10
	- 74L53	LAUG DE	-10
			-GND
15	7 703 -51		-2k
VCC	enuts.		
clock 2	gazzarien .	23 bara	20
	ent that a	wit that	20
The second second second second			-25
CLEAR2	Accessed to the second		
(endibas)	to 201 01 20	41 lie	Marine St


Theory:


DSISO!


left shift mode :

17 data is shifted left by 1 position per 1 clock cycle.

- 2) Consider 4 ff initially all in Reset condition.
 3) If Din=1 13 connected to D. of ff-0, the
 output of PfO is connected to Di of ff-1 &
 so on.
- 4> Hence on the first falling edge the output will be
- s> The a values of the rest of the order will then change respectively corresponding to successive clock pulses








so when shiff is low, parallel date loading takes places.

so when the shiff is high right shiff of date takes

place leading to seval ordered.



9> PIPO

i) All inputs are loaded simpultaneously & are avourhable at output.

2) As soon as clock adge false, the respective 1/p bib is applied to all ff's amultaneously.

3). The opp bit appear smultaneously as soon as imp is

1) Thus, the reguler requires only one clock pulses

Condust by

Concept of chiff regulers: SISO, SIPO, PISO, PIPO has been studied.