


3.DOC

DELD Assignment 06

21118



Title: Design & implement parity generator & checker using Ex-OR.


Objective: Design & implement 3 bits (even & odd) parity generator & checker circuits using XOR gates.

Apparatus: Digital Board, GP-4 Patch-Cords, IC-74LS86 & required logic gates

Theory:

- parity generator is a combinational circuit.
- It generates parity bit in the transmitter.
- Parity checker checks the parity in the receiver.
- A combined circuits @ devices of parity generators & parity checkers are commonly used in digital systems.
- In even parity, the added parity bit will make the total number of 1s even amount.
- In odd parity, the added parity bit will make the total number of 1s odd.
- Basic Principle:
  - Sum of odd numbers of 1s is always 1 & sum of even numbers of 1s is always zero.
  - Such error detecting & correction can be implemented by using Ex-OR gates: (since Ex-OR produces zero o/p when there are even no. of inputs)

Pin Diagram






### Procedure:

make the connections as per the logic circuit of 3-bit parity generator & 4-bit parity checker & vice-versa & verify the truth table.

### Truth Table

Dec Equ.	Input			Output	
	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	P <sub>0</sub>	P <sub>e</sub>
0	0	0	0	1	0
1	0	0	1	0	1
2	0	1	0	0	0
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	0	1

### Design



### k-map simplifications:

for P<sub>0</sub>:

A \ BC	00	01	11	10
0	1		1	
1		1		1


$$\begin{aligned} Y &= \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C} \\ &= \overline{C}(\overline{A}\overline{B} + AB) + C(\overline{A}B + A\overline{B}) \\ &= \overline{C}(A \oplus B) + C(A \oplus B) \\ &= (A \oplus B) \oplus C \end{aligned}$$

for P<sub>e</sub>:

A \ BC	00	01	11	10
0		1	1	
1	1			1

$$\begin{aligned} Y &= \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + AB\overline{C} \\ &= A \oplus B \oplus C \end{aligned}$$





for parity checker:

Dec. Eq.	Input				Output	
	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	P	C <sub>pe</sub>	C <sub>pa</sub>
0	0	0	0	0	0	1
1	0	0	0	1	1	0
2	0	0	1	0	1	0
3	0	0	1	1	0	1
4	0	1	0	0	1	0
5	0	1	0	1	0	1
6	0	1	1	0	0	1
7	0	1	1	1	1	0
8	1	0	0	0	1	0
9	1	0	0	1	0	1
10	1	0	1	0	0	1
11	1	0	1	1	1	0
12	1	1	0	0	0	1
13	1	1	0	1	1	0
14	1	1	1	0	1	0
15	1	1	1	1	0	1

~~for parity checker:~~ k-map simplification:

~~for parity checker:~~

for C<sub>pe</sub> →

AB \ C <sub>pe</sub>	00	01	11	10
00		1		1
01	1		1	
11		1		1
10	1		1	

$$\begin{aligned}
 Y &= \overline{A}\overline{B}(\overline{C}P + C\overline{P}) + \overline{A}B(\overline{C}P + CP) + \\
 &\quad AB(\overline{C}P + C\overline{P}) + A\overline{B}(\overline{C}P + CP) \\
 &= (\overline{A}\overline{B} + AB)(C\oplus P) + (\overline{A}B + A\overline{B})(C\oplus P)
 \end{aligned}$$



$$= \overline{A \oplus B} \cdot (C \oplus P) + A \oplus B \cdot \overline{(C \oplus P)}$$


$$C_p = (A \oplus B) \oplus (C \oplus P)$$

for  $C_p$ :

AB \ C P	00	01	11	10
00	1		1	
01		1		1
11	1		1	
10		1		1


$$C_p = (\overline{A \oplus B}) \oplus (\overline{C \oplus P})$$

$$\text{Also } C_p = \overline{C_p}$$




circuit diagram:

4-bit <sup>odd</sup> parity generator



3-bit parity generator







Logic gates/ MSI device required for implementation:

Sr. No.	Title	Name of IC	No. of gates req.	IC req.
01	3-bit even parity generator	Quad-2 i/p XOR 7486	2	1
	3-bit odd parity generator	Quad-2 i/p XOR 7486	3	1
02	4-bit even parity generator	Quad-2 i/p XOR 7486	3	1

Conclusion:

Designed & implemented 3-bit parity generator & 4-bit parity checker using min. number of logic gates & vice versa.