

Title: Sequence Generator Circuit

Objective: Design & implement the following sequence generator circuit using IC-74LS76 & verify it's truth table.

Sequence: (1,3,5,6,7,1)

Apparatus: Digital Board, GP-4, Patch Cords, IC74LS76, IC74LS32, IC74LS04/IC74LS08 & required logic gates.

Theory

- 1) Sequence generator is a sequential logic ckt which can be used to generate pre-determined sequence.
- 2) There are two categories - sequential & non-sequential sequence generators.
- 3) Ring counter can be constructed using IC-74LS76. In case of ring counter output of last FF is connected to \overline{JA} of first flip-flop & complementary o/p of last FF is connected to \overline{KB} i/p of first flip-flop.
- 4) Output of first flip-flop (QA & QB) is connected to the inputs of second flip-flop (JB & KB) & so on. And connect set & reset pin to V_{CC} .

Pin diagram

$\overline{CLOCK1}$	—		—	1k
$\overline{PRESET1}$	—		—	1Q
$\overline{CLEAR1}$	—	IC 74LS76	—	\overline{TA}
1J	—	DUAL IN JKFF	—	4MP
V_{CC}	—		—	2k
$\overline{CLOCK2}$	—		—	2Q
$\overline{PRESET2}$	—		—	2Q
$\overline{CLEAR2}$	—		—	2J

procedure

- make the connections as per the logic circuit of sequence generator circuit using IC-74LS76 & verify its truth table

Design of Sequence Generator circuits with lockout condition:

Seq. No.	Present state			Next state			Input					
	Q _A	Q _B	Q _C	Q _A ⁺	Q _B ⁺	Q _C ⁺	J _A	K _A	J _B	K _B	J _C	K _C
1	0	0	1	0	1	1	0	x	1	x	x	0
3	0	1	1	1	0	1	1	x	x	1	x	0
5	1	0	1	1	1	0	x	0	1	x	x	1
6	1	1	0	1	1	1	x	0	x	0	1	x
7	1	1	1	0	0	1	x	1	x	1	x	0
0	0	0	0	x	x	x	x	x	x	x	x	x
2	0	1	0	x	x	x	x	x	x	x	x	x
4	1	0	0	x	x	x	x	x	x	x	x	x

k-map simplification:

J_A

Q _A \ J _A	00	01	11	10
0	x	0	1	x
1	x	x	x	x

$$J_A = Q_B$$

J_B

Q _A \ J _B	00	01	11	10
0	x	1	x	x
1	x	1	x	x

$$J_B = 1$$

J_C

Q _A \ J _C	00	01	11	10
0	1	x	x	x
1	x	1	x	1

$$J_C = 1$$

K_A

Q _A \ K _A	00	01	11	10
0	x	x	x	x
1	x	0	1	0

$$K_A = Q_B Q_C$$

K_B

Q _A \ K _B	00	01	11	10
0	x	x	1	x
1	x	x	1	0


$$K_B = Q_C$$

K_C

Q _A \ K _C	00	01	11	10
0	x	0	0	1
1	x	1	0	x

$$K_C = Q_A Q_B$$

logic diagram



input expression in the ckf:

$$\begin{aligned} J_A &= Q_A \\ J_B &= Q_B Q_C \\ J_B &= 1 \\ K_B &= Q_C \\ J_C &= 1 \\ K_C &= Q_A Q_B \end{aligned}$$

logic gates / MSI device required for implementation.

S.No	Title	Name of IC	No. of gates req.	IC no.
0	Sequence generator with lockout cond ⁿ	Dual MS JK FF	3	IC 7476-2
		NOT	1	IC 7404
		AND	2	IC 7408

Conclusion

Concept of sequence generator is studied & implemented.