




	CIT -							
	Tible: Binary adder 4 substraiter circuits							
_	Tikle Bridge und C							
_	objectives  1 pesign & implement full adder count using basic							
	gates & universal logic gates.							
_	2) Design & implement trul substractor crawit using							
_	basic catel	paric gates 4 universal logic gates.						
_								
_	Apparatus brazd	Apparatus Digital board, 49-4-batch chord, IC741586, IC741832,						
_	#19/108/ +CAG	10791808/ 10791804 & IC791800 & required logic gates						
_								
_	Juenden odder =	Theory  Binary adder & substractor are a combinational logic						
	correcte who	ich is used to	perform binary addition					
	2 substraction							
	27 Full Endder 1	27 Full Endder has three inputs 4 two outputs. The						
	first two i	first two inputs are A & B & thred input is						
	an input array designed as Cin. When full addee							
	logic is defined use will be able to string eight							
	of them to	of them together to create a byte-voide adder of lascade the carry bit from one adder to the next.						
	iascade the	e carry bit from	n one adder to the next.					
	37 The fall Sub	estractor à quen	binational count with					
		three inputs 1, B, C of two ordput D of C. A is						
			ihend! ( is the borrows					
-			stage, p is the difference					
-	output 4 \$	is the borrow	output.					
-	An Draggam	2000-00-00-00-00-00-00-00-00-00-00-00-00						
/	J		Tanta &					
/	1A	tank to the	- VC					
/	18 —	Pin diagram	- 4B					
/	17	-fa						
/	24_	J6021PF)E	4Y 4Y					
/	28	08/32/86						
1	24	17-706	3/3					
1	GMP _		3A 3V					



proceduse & Make the convections as per the logic circuit of full adder cruit & verity it's truth touble. 27 Make the connections as per the logic of full substractor ckf & verify it's truth table

Donan of full Adder.

4	pesign of flux Augel,						
	pec.	Inpul			Output 1		
	pec.	À	B	· Gn	Sum	Carry	
	0	0	0	0	0	0	
	J. Jane	0	0		Secretary 1	)	
	2	0	000	6	The state of the s	0	
	3	0	1		0	11	
	4	1,	0	0	Salar Salar Salar	0	
	5	)	0		0	1	
	6	By June	1 34	0	0	j	
	7	9	1 34	1.	del 1		

1. map simplification:

A	/B	00	01	11	10	
	0		1			
33.	1	1				
	c .	- 5	(1,	) . C	(2)	

00 61 11

3 = AB Tint AR Cin + ABCin

Cont = (AIB, Cin) - E(3, 5,6+)

+ ABTIN


= Un (ABTAB) + Ch (ABTAB)


Conf = Blint Alin + AB

= (m (ADB) + Tin (ADB)

S = (ADB) D CIM,

= (m (A+B) +AB





	-	DATE	al-mi	
	-	-	7	
			20	
-				

	logic gates /MIT device tegured for implementation  Name of IC No. of gales 19, IT reg						
	logic gates / Misa	Name of IC	No. of gales 19.	JC 29			
			4				
ال	ful adder circult cuing	quad 2-1/p KMD 7408	6	2			
4	basic lugic gates	Guad-2-1/p of .7432	3	1			
-	full adder young wong	HEX muerter 7404	1	3			
	full adder con gates	Guad-2-1/P AMD 7408	g	3			
	universal logic gates	Quad-2-1/PNOR 7402	9				
-	full substraits court	HEX inverter 7904	9				
2.	using basic lugic gates	guad-2-1/p AND 7408	4	1			
-	using rust of the	Quad-2-1/p ox-7932.	3				

huenfully designed & implemented full adder using basic gates & universal gates.

Thurstuly designed & implemented full substractive using basic gates & universal gates.