

Title: Realization of mod-N counter using (decade counter IC 7990)

objective: Design & implement Mod-N counter circuit wing Ic 741590, Diguo timing diagram.

Apparatus: Digital board, GP-4-patch chords, IC-741590 TC. 7425191, IC-742532, IC792804 /IC-792508 & required by gates if any.

Theory:

Flounter is a sequential lugic device which wunts number of pulses given to the circuit.

? lounter 10 classified into two categories Synchronous f

Asynchronous.


879n Asynchronous counter output of first of to connected to goes to the clock of next 4 so en, and input of all flip flop is connected to vac for IC-741876. 4) IC 7490 is called 4-bit MS-JIC FF decade (BCO) total eipple counter. It contains 4 Ms FF internally

connected to provide MOD-2 j.e. divide by 2 4 MOD-5
10 double by 5 counter. MOD-2 & MOD-5 counters

can be used independently @ in coscading Each counter how a speparate clock input to initial state changes of the counter on the high to low

clock transition.

Since the o/p from the divide by 2 jection is not internally connected to the succeeding stages, the device may be operated in various counting modes of its also provided with additional gating to provide a dwide by 2 counter of binary counter for which the count cycle length is divided by 5. The device may be operated in various counting modes.



There are two reset ments RO(D + RO(2) both of which need to be connected to the logic! for clearing all flop-flops.

Two set inputs Rg(1) & Rg(2) when connected to logic are used for setting counter to lool (BCD 9). Ic 74191 is a 4-bit binary parallel presentable programmable up/pown synchronous counter. It contains a ms Tk ff with internal gating t steering logic

to provide asynchronous reset & synchronous rount up I down operations.


Po to P3 are the parallel data inputs Information present on the parallel data inputs Do to P3 is loaded into the counter & appears on the output when the load PL input is low this operation is overrides the counting function.

Pin Diagram:

CIRI E PELADE II 90 NC II 7490 - 12 GND				
CIRI E PELADE III 90 NC 19 Ounter III 90	Uk2 IT	Last .	W TVI	200
CIPLE PELADE III GO NC 19 THOSE III GO		الماد الماد الماد		- Apa
NC ET Counter III GO	0 0	Perade		
NC 4	9			
VCC III 12 GND	The state of the s			0
		0		
१६४। हि	, , ,			
SETZ TO GC	SETZE		TO GC	
TARREST OF THE PARTY OF THE PAR			+ 0	

Procedure

Make the connections as per the logic crowit of MOD-M counter coccuit using IC-741880 & verify it's truth table.




Observation table

Decade lounter								
	clock pulse.	Outper						
	(La) told told	d3	· Q2	01	Qo.			
	6	0	6	-0	100			
1	Station Continues	0	0	. 0	See Laws 1			
No.	2	6	0	13	0			
	3	0	0		bibs de			
	4	0	1	0	0			
	2 2 1	0	1	0				
1	6	0	stole so	14	0			
4	7	0	Salano	21 35	by fabruary			
tess	8 1 4	1 13.00	0	0	0			
	9	1	0	0	Las livery			

Design of Mop-63 counter Wing \$17490

		1					,						
	Dec	On	tout.	1		Kesel		pec	Out	pul	-2		Resub logic
	ogn.	93	92	9,	9.	logic		990	93	Q2	9	Q0	X
	0	0	0	0	0	0		0	0	6	0	0	0
	1	0	0	0	1	0		1	0	0	0	1	0
	2	0	0	1	0	0		2	0	0	1	0	9
	3	0	0	1		10		3	0	0	1		
	4	0		0	0	0		4	9	1	0	0	
	1	0	1	0	1	0		5	0	1	0	1	1
	6	6	1		0			6	0	1	1	0	
	7	0	1	1	1			7	0	1	1	119	-1
Prince diam	8	11	0	0	0	the tie		8	1	b .	0	0	
	9	1	0	0	1	· 1		9	1	0	0	1	
						THE PERSONS		and the same of th	The second second	-	-		



logic gates/MIT device regurred for implementations

85 NO	Title	Hame of IC	Mumber of gatersey	I seg
- 0	MOD-N counter	MOD-10 (ounter	2	2
0)	7700-17 0-17	7490		
		AND 7408	2	
		6R 7432	1	

Condusion

Designed & implemented MOD-63 Counter Wing IC.74430