
مرد ا	DELD Assignment 08					
1 a-Dec	Tilla Pipple Counter Circuit					
	Objective: Design & implement 3-bit asynchronous (Ripple) up					
	Apparatus: Digital Board, GP-4 Patch Chords, IC74157. IC741532, IC.741504/IC-741508 & required logs gates if any.					
	Theory: Theory: Tountex 15 sequentral logic device which counts no. of pulses given to circuit. Tounter is classified in two categories. Synchronous					
	Asynchronous counter output of first flipflop goes to the clock of next & so on, and input of all flip-flop is connected to vcc fil					
	\$\frac{1}{2} for a peret pine are connected to \formall co.					
	Pin diagram.					
	CLOCK - 1k					
	T - MJJ.K FF - UND					
	Clock2: - 2 c					
	CLEARS 2J.					




procedure:

p make the connections as per the logic crocuit of 3-bit ripple up counter crocuit using IC-741576 & Verify its IT.

2) Make the connections as par the logic of 3-bit ripple down counter would using IC 741576 & Verify its TT.


Pesigné 3-bit Asynchronous up/pown-Lounter.
Logic Diagram:

		M	Q	ā	y	M 60 61 11 10
		0	0	0	0	0 ID y=MQ+MQ
		0	0	1	0	
		0	1	0	1	
		0	1	1	1	
		1	0	0	0	
No. of Concession, Name of Street, or other Persons and Street, or other P		1	0	1	0	
		1	1	0	1	
		1	1	}-1		
	1					



UP Counter → QAQBQC

POLON Counter > QAQBQC



abservation Table

		clock Pulse	r) =====	Uf	A STUDY		Dow	N	
			CLA	OB	9c	QA	QR.	Tc	
	18	0 313	0	0	0	20163		hor) co	
		25 M. a.	0	0	1-10	1	14 101	0	
-		2	6		0		0	3	
~		3	0	1	1	1.	0	0	
~		4	10/10	0	0	0	4 3		.0
		5	11	0	1	0	1010	0	
-		6	1		0	0	0		
		17	11	11	dista	0	0	0	4 10
	Pi		The Later of	1				THE RESERVE AND	



1											
	logic gates /MSF perice seguired for implementation:										
-	Logic gue										
-	52. NO.	Title o man	Name of the Ic	No. of gales	TL 289.						
1	01	3-bit zipple up/	Jt FF 7476	3	2						
1		down counter.	AND 7408	4	1						
		ekrainka zmicise	OR 7432	2	1						
	Commanda Com	a) Jasan (Zrazáni	NOT 7404	1,1	1						
	The state of the s										
	Conclusion stages and seasons are seasons as the seasons are seasons are seasons as the seasons are seasons										
	Designed of implemented 3-bits Asynchronous (Ripple) up										
	12019116	al I in present	7								

Counter wrough using IC 7476.

White the date of Ladgersh it estimates

Solar sand hear lorder of 11 chaves

all firm to Habin some Money Money him

goes to the clock of rext & something to the fine of the first of the the the the the the first of the first

NEW Laterana um manda de la laterana de laterana de laterana de laterana de laterana de la laterana de laterana de

PMFall billiones and larg basy & billiard