


3.0cc	DELD Assignment OB 21118						
_	Title: Design & implement partity generator & checker using Ex-OR.						
	objective: Design & implement 3 his (even 4 odd) parity						
	objective: Design & implement 3 bit (even 4 odd) parity generator & cherker circuit using xor gates.						
	Apparatus: Digital Board, GP-4 Patch-Cords, IC-741586 &						
	required logic gates						
	Theory:						
	is paxity generator is a combinational circuit.						
	> It generates parity bit in the transmitter.						
	& pacity checker checks the pacity in the Ellever.						
	* A combined circuits @ devices of pourty generators &						
	parity checkers are commonly used in digital						
	systems.						
	is an even parity, the didded parity but will make the						
	total number of 1s even amount.						
	In odd party, the added party bib will make the						
	total number of 15 odd						
	67 Basic Painciple:						
	sum of odd numbers of 1s is always 1 & sum of						
, the	over hymbers of 13 is always sero.						
	Such error detecting & correction can be implemented						
	by using Ex-OR gates: (since Ex-OR produces gero ofp						
	when there are even no of inputs)						
	138A+3BA+3BA+3BA-1 91.11,10.85/A						
	Pin Diagram						
	1A - Yec						
	18 - PIN DIAGRAM - 4B						
	14 - for - 4A 2A - 10-744500/ - 44						
	2B - 08/32/86 - 3B 2Y						
	1 3Y						
	GNP						

						in the same of the	DATE
/	Isocaluse:						
	make	the state of the logic change					
	party generally & fill full						
	verify the buth table.						
	VS(I) / IV						
	Futh Table						
		The second secon			33433	house hou	
	Dec Equ.		Input.		Ordput.		
		Bo	BI	Bo	Po	Pe	
	0	0	0	0	N IN LA	0	14 14
	1100	0	0	H las	0	1aba	
	2	0)	0	0	Ф	at soft a
THE ARRIVE	3	0	20)	1	in title	0	mo A. 4
	4		0	0	0	215 1 5 115	story
	2)	0	1	1	0	male s
The safe	6))	0	bool,	0	91/9 FL Q S
	7	1		1 ho	6	sorting	1 label
	SCA HIS	1 14	The state of	era jub	be all	intony t	bo al
	Design				· Lad		
	A -) > > > > > > > > > > > > > > > > > >				13008 Q		
3 30 7	8-10				11.02		
	100000000000000000000000000000000000000	802	wan.	1000 3 1	actions	SOLES A	1018
- 40 50	k-map	simply	ficati	ons:	op har	2 February	M
	for 6:						
-	A BS OI II 10 7= ABC+ ABC+ ABC+ABC						
-	= C.(AR+AB) + C.(ABI						+ CLAPITY -
-	$= \overline{(A \oplus B)} + C \cdot (A \oplus B)$						+ C. LABB) -
	$= (A \oplus B) \oplus C$						
	(HO)5) (D) C						
	for Pe:						
1	A BC 00 01 11 10 Y= ABC+ABC+ABC+ABC O III I = A D B D C						
	0			_, /	FAC	DRAC	
	iL			الو	H	(I) P(I) C)	-
On the Wallet and						W. C. P. Carella IV.	







In a maker	IMIT	donice	reaured	For	implementation:
logic ques	107	7,00,00			

-1								
	SE.No.	title.	Name of IC	No. of gates seg.	It seg.			
	-1	3 bit even parity	quad-2-1/p	2	1			
	G	generator 1	XOR 7486					
	7	3-bit odd party genero	Quad - 2+1/p	3	1			
-		3-101	X6R 7486	SIRRAR				
-	• •	4-by onen parenty	Quad . 2-1/p.	3	1			
-	02	generator	XOR 7486		-			
		Jencoge		There y				

Conclusion:

Pesigned 7 implemented 3-bit parity generator & 4-bit parity checker using run, number of logic gates & vice versa.

t ball man is gold gill Ho do