

Title: UP/DOWN Counter.

Objective: Design & implement 3-bit Synchronous UP/DOWN Counter using mode control switch (Use IC 74LS76) & verify its truth table.

Draw timing-diagram.

When $M=0$: Circuit performs UP-counting operation.

When $M=1$: Circuit performs DOWN-counting operation.

Apparatus:

Digital Board, GP-4 patch chords, IC 74LS76, IC 74LS32, IC 74LS04 / IC 74LS08 & required logic gates.

Theory:

Counter is a sequential logic device which is used to count the number of pulses given to the ckt.

Counter is classified into two categories synchronous & asynchronous.

In Asynchronous counter output of first flip-flop goes to the clock of next & so on. & input of all flip flop is connected to VCC for IC 74LS76.

All set & reset pins are connected to VCC.

Pin diagram:

CLOCK1	—		— 1k
PRESET1	—	74LS76 DUAL	— 1k
CLEAR1	—	MC J-K FF	— 1k
1J	—		— GND
VCC	—		— 2k
CLOCK2	—		— 2k
PRESET2	—		— 2k
CLEAR2	—		— 1J

Procedure

Make the connections as per the logic circuit of 3-bit synchronous up/down Counter circuit using IC-74LS76 & verify its Truth table.

Observation table

clock pulse.	Mode Control (M)	Output		
		Q _A	Q _B	Q _C
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
0	1	1	1	1
1	1	1	1	0
2	1	1	0	1
3	1	1	0	0
4	1	0	1	1
5	1	0	1	0
6	1	0	0	1
7	1	0	0	0

Design of 3-bit synchronous up/down counter using Mode control input (switch)

M	PRESENT STATE			NEXT STATE			INPUT					
	Q _A	Q _B	Q _C	Q _A ⁺	Q _B ⁺	Q _C ⁺	J _A	K _A	J _B	K _B	J _C	K _C
0	0	0	0	0	0	1	0	X	0	X	1	X
0	0	0	1	0	1	0	0	X	1	X	X	1

0	0	1	0	0	1	1	0	X	X	0	1	X
0	0	1	1	1	0	0	1	X	X	1	X	1
0	1	0	0	1	0	1	X	0	0	X	1	X
0	1	0	1	1	1	0	X	1	1	X	X	X
0	0	1	0	1	1	1	X	X	X	0	1	X
0	0	1	1	0	0	0	X	X	X	1	X	1
1	1	0	1	1	1	0	X	X	X	0	X	1
1	1	0	0	1	0	1	X	X	X	1	X	X
1	1	0	1	1	0	0	X	0	0	X	X	1
1	1	0	0	0	1	1	X	1	1	X	1	X
1	0	0	1	0	1	0	X	X	X	0	X	1
1	0	0	0	0	0	1	0	X	X	1	1	X
1	0	0	1	0	0	0	0	0	0	X	X	1
1	0	0	0	1	1	1	0	1	1	X	1	X

k-map simplification:

$MQA \backslash QBQC$	00	01	11	10
00			1	
01	X	X	X	X
11	X	X	X	X
10	1			

$$J_A = \overline{M}QBQC + M\overline{Q}B\overline{Q}C$$

$MQA \backslash QBQC$	00	01	11	10
00	X	X	X	+
01			1	
11	1			
10	X	X	X	X

$$K_A = \overline{M}QBQC + M\overline{Q}B\overline{Q}C$$

$MQA \backslash QBQC$	00	01	11	10
00		1	X	X
01		1	X	X
11	1	0	X	X
10	1		X	X


$$J_B = \overline{M}QC + M\overline{Q}C$$

$\frac{MQA}{B_2B_1B_0}$

	00	01	11	10
00	1	X	X	1
01	1	X	X	1
11	1	X	X	1
10	1	X	X	1

$\overline{M} \overline{A} \overline{B} C$ 00 01 11 10
 00 x 1 x x
 01 x 1 1 x
 11 x 1 1 x
 10 x 1 1 x

logic diagram:



Q1	3-bit Synchronous UP/DOWN Counter	Quad JK FF 7476	1	2
		Hex Inverter 7404	3	1
		Quad -2-i/p AND 7408	4	1
		Quad -2-i/p OR 7432	2	1

Conclusion

Designed & implemented 3-bit Synchronous UP/DOWN counter using mode control switch (Use IC-74LS76)