

Title: Shift RegistersObjective: To study shift registers SISO, SIPO, PISO, PIPOApparatus: Digital board, 4P-9 patch chords, IC 74LS76, IC 74LS08, IC 74LS04, IC 74LS32 & required logic gates if any.Pin Diagram:

CLOCK1	-	74LS76 DUAL	- 1K
PRESET1	-		- 10
CLEAR1	-		- 10
15	-	MJ J-K FF	- GND
VCC	-		- 2K
CLOCK2	-		- 20
PRESET2	-		- 20
CLEAR2	-		- 25

Theory:1) SISO

left shift mode :

1) data is shifted left by 1 position per 1 clock cycle.

2) Consider 4 FF initially all in reset condition.

3) If $D_{in} = 1$ is connected to D_0 of FF-0, the output of FF-0 is connected to D_1 of FF-1 & so on.


4) Hence on the first falling edge the output will be 0001

5) The Q values of the rest FF's will then change respectively corresponding to successive clock pulses

Q₃ Q₂ Q₁ Q₀

Q ₃	Q ₂	Q ₁	Q ₀	P _{in}
0	0	0	0	0
0	0	0	1	1
0	0	1	1	1
0	1	1	1	1
1	1	1	1	1


logic diagram



Right Shift mode:

- 1) Data bits shift from left to right by 1 position per clock cycle.
- 2) Initially all ff are in reset condition.
- 3) $P_m = 1$ is applied to D_3 of ff-3; o/p of ff-3 is connected to ff-2 & so on.
- 4) When the first clock pulse is applied, Q_3 becomes 1. The o/p's of respective ff's change after successive clock pulses.


Q ₃	Q ₂	Q ₁	Q ₀	P _{in}
0	0	0	0	0
1	0	0	0	1
1	1	0	0	1
1	1	1	0	1
1	1	1	1	1



2) SIPO

- 1) In this operation, data is entered serially & taken out in parallel.
- 2) The outputs are disabled as long as the data is loading bit by bit.
- 3) When the data is loaded completely all the o/p's are enabled simultaneously.
- 4) For a four bit input, output is displayed after 4 clock pulses. So the time required is 4T_{clk}.


Logic diagram



3) PIPO

- 1) In this mode, the bits are entered in parallel in shift register.
- 2) Output of previous ff is connected to the input of the next ff via a combinational circuit.
- 3) There are two modes in which the combinational circuit can work namely shift & load.

- 1) When shift is low, parallel data loading takes place.
- 2) When the shift is high right shift of data takes place leading to serial output.



4) PIPO

- 1) All inputs are loaded simultaneously & are available at output.
- 2) As soon as clock edge 'false', the respective i/p bit is applied to all FF's simultaneously.
- 3) The o/p bit appears simultaneously as soon as i/p is received.
- 4) Thus, this register requires only one clock pulse & it is the fastest mode of operation.

Conclusion

Concept of shift registers: SISO, SIPO, PISO, PIPO has been studied.