

## Experiment No: 2

**Name: Shubham Vilas Malve**

**Roll No.: E42067**

```
library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity shift_register is
Port ( clk : in STD_LOGIC;
reset: in STD_LOGIC;
datain: in STD_LOGIC_VECTOR (3 downto 0);
sel: in STD_LOGIC_VECTOR (1 downto 0);
sl_in: in STD_LOGIC;
sr_in: in STD_LOGIC;
dataout: out STD_LOGIC_VECTOR (3 downto 0));
end shift_register;

architecture Behavioral of shift_register is
begin
Process (reset, clk, sel, sl_in, sr_in, datain)
variable TEMP : STD_LOGIC_VECTOR (3 downto 0);
begin if reset = '1' then TEMP := "0000";
elsif clk'event and clk = '1' then case Sel is when "11" => TEMP := datain;
when "01" => TEMP := TEMP(2 downto 0) & sl_in;
when "10" => TEMP := sr_in & TEMP(3 downto 1);
when others => NULL;
end case;
end if;
dataout <= TEMP;
end process;
end Behavioral;
```

ISE Project Navigator (P.49d) - C:\VLSI practice\pr\_2\_shiftreg\pr\_2\_shiftreg.xise - [shift\_register (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- pr\_2\_shiftreg
  - xc3a250e-5pq208
    - shift\_register - Behavioral (pr\_2\_shiftreg.ucf)

Processes: shift\_register - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis S...
- Implement Design
- Translate
- Map
- Place & Route
- Generate Programming File
- Configure Target Device
- Analyze Design Using Chis...

No Processes Running

pr\_2\_shiftreg.vhd Design Summary (Programming File Generated) pr\_2\_shiftreg.ucf shift4.vhd shift\_register (RTL1)

View by Category

Design Objects of Top Level Block

Instances	Pins	Signals	Name	Value
shift_register				

Console Errors Warnings Find in Files Results View by Category

Type here to search

09:34 06-08-2024 [328,440]

ISE Project Navigator (P.49d) - C:\VLSI practice\pr\_2\_shiftreg\pr\_2\_shiftreg.xise - [shift\_register (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- pr\_2\_shiftreg
  - xc3a250e-5pq208
    - shift\_register - Behavioral (pr\_2\_shiftreg.ucf)

Processes: shift\_register - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis S...
- Implement Design
- Translate
- Map
- Place & Route
- Generate Programming File
- Configure Target Device
- Analyze Design Using Chis...

No Processes Running

pr\_2\_shiftreg.vhd Design Summary (Programming File Generated) pr\_2\_shiftreg.ucf shift4.vhd shift\_register (RTL1)

View by Category

Design Objects of Top Level Block

Instances	Pins	Signals	Name	Value
shift_register	shift_register	shift_register	shift_register	shift_register:1

Console Errors Warnings Find in Files Results View by Category

Type here to search

09:35 06-08-2024 [220,444]

NET "clk" LOC = P132;

NET "reset" LOC = P204;

NET "sl\_in" LOC = P179;

NET "sr\_in" LOC = P180;

NET "sel<0>" LOC = P165;

NET "sel<1>" LOC = P167;

NET "datain<0>" LOC = P192;

NET "datain<1>" LOC = P193;

NET "datain<2>" LOC = P189;

NET "datain<3>" LOC = P190;

NET "dataout<0>" LOC = P205;

NET "dataout<1>" LOC = P206;

NET "dataout<2>" LOC = P203;

NET "dataout<3>" LOC = P200;

