

## Experiment No: 3

**Name: Shubham Vilas Malve**

**Roll No.: E42067**

```
library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity mod25 is

    Port ( rst : in STD_LOGIC; pr : in STD_LOGIC;

    clk : in STD_LOGIC; dir : in STD_LOGIC;

    Q : out STD_LOGIC_VECTOR (4 downto 0)); end mod25;

architecture mod25_arch of mod25 is

    signal Qtemp : STD_LOGIC_VECTOR (4 downto 0) := "00000"; begin

    process(rst,pr,clk,dir) begin

        if rst ='1' then

            Qtemp <= (OTHERS =>'0');

        elsif pr='1' then

            Qtemp <= (OTHERS =>'1');

        elsif falling_edge(clk) then if dir = '1' then

            if Qtemp < 24 then Qtemp <= Qtemp + 1; else

                Qtemp <= "00000";

            end if; else

                if Qtemp > 7 then Qtemp <= Qtemp - 1; else

                    Qtemp <= "11111";

                end if;

            end if;

        end if;

    end process;

    Q<=Qtemp;

end mod25_arch;
```

ISE Project Navigator (P.49d) - C:\kavya\VLSI\_PR\_3\VLSI\_PR\_3.xise - [mod25 (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- VLSI\_PR\_3
  - xc3s250e-5pq208
    - mod25 - mod25\_arch (PR\_3.vhd)

Processes: mod25 - mod25\_arch

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis S...
- Implement Design
- Generate Programming File
- Configure Target Device

Start Design Files Libraries

PR\_3.vhd Design Summary (Implemented) mod25 (RTL1)

View by Category

Design Objects of Top Level Block

Instances: mod25 Pins: Signals: Properties: (No Selection)

Name Value

Activate Windows  
Go to Settings to activate Windows.

Errors Console Warnings Find in Files Results View by Category

[568,328]

type here to search 27°C Sunny 11:09 08-10-2024

ISE Project Navigator (P.49d) - C:\kavya\VLSI\_PR\_3\VLSI\_PR\_3.xise - [mod25 (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- VLSI\_PR\_3
  - xc3s250e-5pq208
    - mod25 - mod25\_arch (PR\_3.vhd)

Processes: mod25 - mod25\_arch

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
  - View RTL Schematic
  - View Technology Schematic
  - Check Syntax
  - Generate Post-Synthesis S...
- Implement Design
- Generate Programming File
- Configure Target Device

Start Design Files Libraries

PR\_3.vhd Design Summary (Implemented) mod25 (RTL1)

View by Category

Design Objects of Top Level Block

Instances: Mcompar\_Qtemp\_cmp... Qtemp\_mux0003<0>\_imp... Pins: mod25 Signals: mod25 Properties: Instance: Qtemp\_mux0003\_imp

Name Value

Type Qtemp\_mux0003<0>\_imp

Instance Name Qtemp\_mux0003<0>\_imp

Activate Windows  
Go to Settings to activate Windows.

Errors Console Warnings Find in Files Results View by Category

[3496,148]

type here to search 27°C Sunny 11:10 08-10-2024

ISE Project Navigator (P.49d) - C:\kavya\VLSI\_PR\_3\VLSI\_PR\_3.xise - [mod25 (RTL1)]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- VLSI\_PR\_3
  - xc3250e-5pa208
    - mod25 - mod25\_arch (PR\_3.vhd)

No Processes Running

Processes: mod25 - mod25\_arch

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- View RTL Schematic
- Check Syntax
- Generate Post-Synthesis S...
- Implement Design
- Generate Programming File

Start Design File Libraries

PR\_3.vhd Design Summary (Implemented) mod25 (RTL1)

View by Category

Design Objects of Top Level Block

Instances

- Qtemp\_mux0003<1>\_j...
- Qtemp\_mux0003<2>\_j...
- Qtemp\_mux0003<3>\_j...
- Qtemp\_mux0003<4>\_j...

Pins

- Qtemp\_mux0003<3>\_j...
- Qtemp\_mux0003<4>\_j...

Signals

- Qtemp\_mux0003<3>\_j...
- Qtemp\_mux0003<4>\_j...

Name

- Verilog Model
- VHDL Model

Value

- AND3
- AND3

Properties of Instance: Qtemp\_mux00035

Activate Windows

Go to Settings to activate Windows.

[ -3380, 1648 ]

Type here to search

27°C Sunny

11:11 08-10-2024

ISim (P.49d) - [Default.wcfg]

File Edit View Simulation Window Layout Help

Instance... Objects

Simulation Objects for :36

Object Name

- rst
- pr
- clk
- dir
- q[4:0]
- qtemp[4:0]

Value

- 0
- 0
- 0
- 1
- 01010
- 00100

161,438,400 ps 161,438,420 ps 161,438,440 ps 161,438,460 ps 161,438,480 ps 161,438,500 ps 161,438,520 ps 161,438,540 ps 161,438,560 ps

01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 00000 00001 00010 00011

X1: 161,438,535 ps

161,438,535 ps

Default.wcfg PR\_3.vhd

Console

ISim>

# run 1.00us

ISim>

# run all

Stopped at time : 160438535 ps : File "C:\kavya\VLSI\_PR\_3\PR\_3.vhd" Line 36

ISim>

# run 1.00us

ISim>

Activate Windows

Go to Settings to activate Windows.

Sim Time: 161,438,535 ps

Type here to search

27°C Sunny

11:32 08-10-2024





