
Experiment No 4


Name: Shubham Vilas Malve

Roll No.: E42067 library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD LOGIC ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; ---- Uncomment the following library declaration if instantiating ---- any Xilinx primitives in this code. --library UNISIM; --use UNISIM.VComponents.all; entity FIFO is Port (DI: in std logic vector(3 downto 0); DO: out std logic vector(3 downto 0); RW: in std logic; FULL: out std logic; RS: in std logic; CLK: in std logic); end FIFO; architecture Behavioral of FIFO is begin process(RS,CLK) type memory is Array(0 3)of std logic vector(3 downto 0); to variable mem: memory; variable r_p:integer range 0 3; to variable w p:integer range 0 to 3; variable overwrite:boolean; begin if RS='1' then DO<="0000"; elsif(CLK'event and CLK='1') then if RW='1'then if (overwrite=False OR w p/=r p) then mem (w p):=DI;if w p=3 then $w_p:=0$; else w p:=w p+1;overwrite:=False; end if; end if; elsif RW='0' then (overwrite=False OR w p/=r p) then if $DO \le mem(r p);$ if (r p=3) then r p:=0; overwrite:=true; else r p := r p+1;

```
end if;
                      end if;
                      end if;
                      if
                                             then
                             w p=r p
                      if overwrite=true then
              FULL<='1';
                       else
                             FULL<='0';
                      end if;
                              else
                              FULL<='0';
                              end if;
                             end if;
                      end process;
end Behavioral;
ENTITY SSSA vhd IS
END SSSA_vhd;
ARCHITECTURE behavior OF SSSA vhd IS
       -- Component Declaration for the Unit Under Test (UUT)
       COMPONENT fifo
       PORT(
              DI: IN std logic vector(3 downto 0);
              RW: IN std logic;
              RS: IN std logic;
              CLK: IN std logic;
              DO: OUT std logic vector(3 downto 0);
              FULL: OUT std logic
       END COMPONENT;
       --Inputs
       SIGNAL RW: std logic:='0';
       SIGNAL RS: std logic := '0';
       SIGNAL CLK: std logic := '0';
       SIGNAL DI: std logic vector(3 downto 0) := (others=>'0');
       --Outputs
       SIGNAL DO: std logic vector(3 downto 0);
       SIGNAL FULL: std logic;
                      CLK period : time := 10 ns;
       constant
BEGIN
       -- Instantiate the Unit Under Test (UUT)
       uut: fifo PORT MAP(
              DI \Rightarrow DI,
              DO \Rightarrow DO,
              RW \Rightarrow RW,
              FULL => FULL,
```

```
RS \Rightarrow RS,
        CLK \Rightarrow CLK
);
process
begin
        CLK \le 0'
wait for CLK_period/2;
                CLK<='1'
wait for CLK_period/2;
end process;
tb: PROCESS
BEGIN
        RS<='1';
wait for 100 ns;
RS<='0';
RW<='1';
DI<="0011";
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        RW<='1';
DI<="0110";
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
                                                        RW<='1';
DI<="1100";
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        RW<='1';
DI<="1001";
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        -- Place stimulus here
                                 RW<='0';
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        RW<='0';
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        RW<='0';
        -- Wait 100 ns for global reset to finish
        wait for 10 ns;
        WAIT FOR CLK period*10;
        wait; -- will wait forever
END PROCESS;
```





---- Source Parameters

Input File Name : "fifo.prj" **Input Format** : mixed Ignore Synthesis Constraint File: NO

---- Target Parameters

Output File Name : "fifo" **Output Format** : NGC

Target Device : xc3s400-4-pq208

---- Source Options

Top Module Name : fifo **Automatic FSM Extraction** : YES FSM Encoding Algorithm : Auto

FSM Style : lut **RAM Extraction** : Yes RAM Style : Auto **ROM Extraction** : Yes ROM Style : Auto Mux Extraction : YES **Decoder Extraction** : YES Priority Encoder Extraction : YES Shift Register Extraction : YES Logical Shifter Extraction : YES XOR Collapsing : YES Resource Sharing : YES Multiplier Style : auto Automatic Register Balancing : No

---- Target Options

Add IO Buffers : YES

```
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
                            : YES
Equivalent register Removal
                                : YES
Slice Packing
                          : YES
Pack IO Registers into IOBs
                               : auto
---- General Options
Optimization Goal
                            : Speed
Optimization Effort
                            : 1
Keep Hierarchy
                            : NO
Global Optimization
                            : AllClockNets
RTL Output
                           : ONLY
Write Timing Constraints
                              : NO
Hierarchy Separator
                             :/
Bus Delimiter
                          : <>
Case Specifier
                          : maintain
Slice Utilization Ratio
                            : 100
Slice Utilization Ratio Delta : 5
---- Other Options
lso
                      : fifo.lso
Read Cores
                          : YES
cross clock analysis
                             : NO
verilog2001
                          : YES
safe implementation
                             : No
Optimize Instantiated Primitives : NO
use clock enable
                           : Yes
use sync set
                          : Yes
use sync reset
                          : Yes
enable auto floorplanning
                               : No
Compiling vhdl file "C:/FIFO/FIFO.vhd" in Library work.
Entity <FIFO> compiled.
Entity <FIFO> (Architecture <Behavioral>) compiled.
Analyzing Entity <fifo> (Architecture <Behavioral>).
Entity <fifo> analyzed. Unit <fifo> generated.
Synthesizing Unit <fifo>.
  Related source file is "C:/FIFO/FIFO.vhd".
  Found 4-bit register for signal <DO>.
  Found 1-bit register for signal <FULL>.
  Found 4-bit 4-to-1 multiplexer for signal <$n0015> created at line 69.
  Found 1-bit 4-to-1 multiplexer for signal <$n0018>.
  Found 2-bit adder for signal <$n0019> created at line 62.
  Found 2-bit adder for signal <$n0020> created at line 75.
  Found 2-bit comparator equal for signal <$n0021> created at line 81.
  Found 2-bit comparator not equal for signal <$n0022> created at line 56.
  Found 2-bit comparator equal for signal <$n0026> created at line 56.
  Found 16-bit register for signal <mem>.
  Found 1-bit register for signal < overwrite < 0>>.
  Found 2-bit register for signal <r p>.
  Found 2-bit register for signal <w p>.
       inferred 26 D-type flip-flop(s).
        inferred 2 Adder/Subtractor(s).
       inferred 3 Comparator(s).
       inferred 5 Multiplexer(s).
Unit <fifo> synthesized.
```

Advanced RAM inference ... Advanced multiplier inference ... Advanced Registered AddSub inference ... Dynamic shift register inference ...

HDL Synthesis Report

Macro Statistics

Adders/Subtractors : 2 2-bit adder : 2 # Registers : 9 1-bit register : 2 2-bit register : 2 4-bit register : 5 # Comparators : 3 2-bit comparator equal : 2 2-bit comparator not equal : 1 # Multiplexers : 2 1-bit 4-to-1 multiplexer : 1 4-bit 4-to-1 multiplexer : 1

Final Results

RTL Top Level Output File Name : fifo.ngr

Keep Hierarchy : NO

Design Statistics

IOs : 12

Cell Usage:

BELS : 2
GND : 1
VCC : 1
FlipFlops/Latches : 26
FDCE : 4
FDE : 22

 $CPU: 5.92 \ / \ 8.26 \ s \ | \ Elapsed: 6.00 \ / \ 8.00 \ s$

Total memory usage is 122500 kilobytes

Number of errors : 0 (0 filtered) Number of warnings : 0 (0 filtered) Number of infos : 0 (0 filtered)