

Akhil Jain - 14CS10003

Shubham Jain - 14CS10043

## Instruction Interpretation

Instruction	Op-code	Interpretation	RTL level Interpretation
addr (Add - Register mode)	0 000 000	$r1 \leq r1 + r2$	$r1 \leq r1 + r2$
subi (Sub - Immediate mode)	0 001 001	$r1 \leq r1 + M[PC]$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $r1 \leq r1 - MDR$
andx (And - Base Indexed Addressing mode)	0 010 010	$r1 \leq r1 \& M[r2 + r3 + M[PC]]$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $temp \leq r2 + MDR$ $MAR \leq r3 + temp$ $MDR \leq M[MAR]$ $r1 \leq r1 \& MDR$
ora (Or - Base Addressing mode)	0 011 011	$r1 \leq r1   M[r2 + r3]$	$MAR \leq r2 + r3$ $MDR \leq M[MAR]$ $r1 \leq r1   MDR$
mnsn (Minus - Indirect mode)	0 100 100	$Z \leq r1 - M[M[r2 + r3 + M[PC]]]$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $temp \leq r2 + MDR$ $MAR \leq r3 + temp$ $MDR \leq M[MAR]$ $MAR \leq MDR$ $MDR \leq M[MAR]$ $Z \leq r1 - MDR$
ldn (Load - Indirect mode)	0 110 100	$r1 \leq M[M[r2 + r3 + M[PC]]]$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $temp \leq r2 + MDR$ $MAR \leq r3 + temp$ $MDR \leq M[MAR]$ $MAR \leq MDR$ $MDR \leq M[MAR]$ $r1 \leq MDR$
stx (Store - Base Indexed Addressing mode)	0 111 010	$M[r1 + r2 + M[PC]] \leq r3$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $temp \leq r2 + MDR$ $MAR \leq r1 + temp$ $MDR \leq r3$ $M[MAR] \leq MDR$
j (Jump - PC relative)	1 0000xx	$PC \leq PC + M[PC]$	$MAR \leq PC$ $PC \leq PC + 2$ $MDR \leq M[MAR]$ $PC \leq PC + MDR$

PC : Program Counter Register  
MAR : Memory Address Register  
temp : Temporary Register

M[A] : Data from memory at the address A  
MDR : Memory Data Register  
ri : Register from Register bank given by operand i