

Akhil Jain - 14CS10003

Shubham Jain - 14CS10043

OP-CODE encoding

0 th bit (Jump/ Non-Jump)	(1-6)bits			
	(1-3)bits fsel(ALU)/load/store		(4-6)bits Addressing Modes	
0	add	000	register	000
	sub	001	immediate	001
	and	010	Base-indexed addressing	010
	or	011		
	mns	100	Base addressing	011
	cmp	101		
	ld	110	Indirect	100
	sw	111	PC relative	101
1 (Jumps)	j		0000xx	
	jz		0001xx	
	jnz		0010xx	
	jc		0011xx	
	jnc		0100xx	
	jv		0101xx	
	jnv		0110xx	
	jm		0111xx	
	jnm		1000xx	
	jal		1001xx	
	jr		1010xx	

The remaining 9-bits (7-15) are for the registers.

If we require the next 16-bit depending upon the addressing modes then all the 16-bits are storing the required 16-bits.