Digital System Design with FPGAs (E3-231) Course Project

Design and Implementation of FPGA-Based High-Frequency Trading System

Team Members

Andavarapu Rakesh, Shubham Lanjewar, Alamuru Pavan Kumar Reddy, Jaideep M

Guided by: Prof. Debayan Das

April 30, 2025





Outline

- Motivation
- System Architecture
- Oesign Blocks
 - UART
 - Data Parser and De-Parser
 - Order Book
 - Trading Algorithms
 - Python-Based Exchange Simulator
- 4 Results
- Conclusion
 - Challenges and Lessons
 - Applied Concepts and System-Level Features

Motivation

What is HFT?

- High-Frequency Trading involves executing large volume of orders at extremely high speeds
- Leverages algorithms to analyze multiple markets
- Timeframes: naoseconds to microseconds
- Capitalizes on small price discrepancies

Why FPGA for HFT?

- Deterministic Latency:
 Consistent execution times
- Ultra-Low Latency: Hardware-level implementation
- Parallelism: Multiple simultaneous operations
- Customization: Tailored architecture
- Reduced Jitter: Less timing variation
- Direct Market Access:
 Interface with exchange feeds

Network System Architecture




Figure: HFT Network Communication Flow

- Data Flow: TCP packets for orders (TX), Multicast UDP for market data (RX)
- Hardware: FPGA user application connected via PCIe to host with 10GbE MAC/PHY

System Level Assumptions

Order Processing:

- Buy orders only (no sell orders)
- Supporting only four stock IDs

System Design:


- No internal feedback mechanism
- Fixed capital investment model

Implementation Scope:

- Application-level functionality
- Order book limited to 256 entries per stock
- No order cancellation handling


System Architecture

Level 0



System Architecture


Level 1



Target Specifications

Parameter	Target Specification
Target Platform	Basys3 (Artix-7 35 T -1 FPGA)
Target Orders/Second	400 orders/second
Message Format	NASDAQ ITCH and Custom format
Message Types	ADD / EXECUTE messages
UART Baud Rate	115200 bps
Processing Latency	$pprox$ 3 μ s per order


Clock and Reset Scheme



Key Features:

- Global synchronous reset (active-high)
- Two-stage synchronization for async inputs

UART



UART Communication Module - Overview

Function:

- Serial communication interface
- Handles data reception and transmission
- Deserializes incoming data
- Serializes outgoing data

Technical Details:

- 8-N-1 configuration
- Baud rate: 115200 bps
- 100 MHz system clock
- Parameterized design

Common Features:

- One-hot state encoding
- Maximum throughput: 11.5 KB/s
- Two-process state machine model


UART Receiver Module

RX Module Features:

- Active high reset signal
- Handshake signals:
 - rx_ready: Pulses when byte received
 - rx_data: 8-bit received data
- Triple-register synchronization
- Majority filter for noise immunity

RX FSM States:

- IDLE, START, DATA, STOP
- Middle-of-bit sampling
- False start detection




UART Transmitter Module

TX Module Features:


- Active high reset signal
- Handshake signals:
 - tx_start: Initiates transmission
 - tx_busy: Indicates ongoing transmission
- Edge detection for transmission control
- IOB register for timing closure

TX FSM States:

- IDLE, START, DATA, STOP
- I SB-first data transmission



Parser



- The Parser Module extracts and processes NASDAQ ITCH protocol messages
- Since we are using UART (slow) this module is bottleneck in the pipelining.

Goal: To extract relevant fields from NASDAQ ITCH protocol messages for order book construction and trading decisions.

Team HFT FPGA based HFT System April 30, 2025 14 / 81

Parser Module - Functions

Primary Functions:

- Receive byte data from UART RX
- Process data & extract fields
- Send data to Order Book module


Internal Working:

- Receive bytes when UART ready
- Identify message type
- Read data for required length
- Buffer data in registers
- Extract fields when complete
- Signal Order Book to process

Supported NASDAQ ITCH Messages:

- ADD_ORDER
- EXECUTE_ORDER
- CANCEL_ORDER

Parser Module - Finite State Machine



- Parser implements a 7-state FSM for message processing
- State transitions depend on message type identification
- Complete state signals the Order Book when parsing is finished

Parser Module - ADD_ORDER Message Structure

ADD_ORDER Register Structure (37 bytes total = 296 bits)

									1
Price	STOCK_SYM	SHARES	B/S	ORDER_REF	TIMESTAMP	TRACK	STOCK	MSG	L
(4B)	(8B)	(4B)	(1B)	(8B)	(6B)	(2B)	(2B)	(1B)	(1B)
(.5)	(05)	(.5)	(10)	(05)	(05)	(23)	(20)	(10)	(15)

Parameters: LENGTH=1, MESSAGE_TYPE=1, STOCK_LOCATE=2, TRACKING_NUMBER=2, TIMESTAMP=6, ORDER_REF_NUM=8, BUY_SELL_IND=1, SHARES=4, STOCK=8, PRICE=4

- ADD_ORDER message requires 37 bytes \times 8 = 296 clock cycles to process
- Parser extracts all fields necessary for order book construction
- Fields include price, quantity, order id, stock identifier

Parser Module - EXECUTE & CANCEL Message Structure

CANCEL_ORDER (24 bytes)

EXECUTE_ORDER (24 bytes)

EXECUTED_SHARES	ORDER_REF_NUM	TIMESTAMP	TRACK	STOCK	MSG	L
(4B)	(8B)	(6B)	(2B)	(2B)	(1B)	(1B)

Parameters: LENGTH=1, MESSAGE_TYPE=1, STOCK_LOCATE=2, TRACKING_NUMBER=2, TIMESTAMP=6. ORDER_REF_NUM=8. SHARES=4

- ullet Both EXECUTE_ORDER and CANCEL_ORDER messages require 24 bytes imes 8 = 192 clock cycles
- Similar structure allows for efficient parsing in the same state

Parser Module - Performance Metrics

Processing Time:

- ADD_ORDER: 37 bytes × 8 = 296 clock cycles
- EXECUTE_ORDER: 24 bytes
 × 8 = 192 clock cycles
- CANCEL_ORDER: 24 bytes × 8 = 192 clock cycles

Throughput Limitations:

- Limited by UART baud rate
- One byte per 8 clock cycles
- Same module structure can be used to process other message types by adding one state


Future Optimizations:

- Replace UART with Ethernet interface
- Reducing number of clock cycles since this module is a bottleneck in the pipelining
- Supporting all other message types

Parser Module - Summary

- Parser module successfully processes NASDAQ ITCH protocol messages
- Supports ADD_ORDER, EXECUTE_ORDER, and CANCEL_ORDER message types
- Same module can be used to process other messages
- Current implementation limited by UART interface
- Future work includes Ethernet integration for improved performance

Deparser Module



- The Departer Module frames custom messages to send back to the Python simulator
- Creates output messages based on trading logic commands
- Uses a custom message format rather than ITCH protocol

Goal: To format trading decisions into transmittable messages for the python market simulator.

Team HFT FPGA based HFT System April 30, 2025 21/81

Deparser Module - Functions

Primary Functions:

- Receive trading commands
- Format data into custom messages
- Prepare byte data for UART TX
- Control message flow to simulator


Message Design Rationale:

- Custom format avoids message avalanche
- Ensures complete message transmission before next input processing

Key Consideration:

Using the ITCH protocol would create an avalanche of messages (4 ADD_ORDERS triggered for each received ADD_ORDER)

Deparser Module - Finite State Machine



Deparser Module - Custom Message Structure

Custom Message Structure (7 bytes total)

LENGTH	STOCK_LOCATE	BUY/SELL_IND (1B)	SHARES	PRICE
(1B)	(1B)		(2B)	(2B)

- Custom message format designed for simplicity and efficiency
- Total message size: 7 bytes (compared to 24-37 bytes for ITCH messages)
- Contains essential order information (buy/sell indicator, shares, price, etc.)

Message Processing:

- Messages are generated in the GENERATE_MESSAGES state based on trading logic output
- Combined and prepared for transmission in COMBINE_MESSAGES state
- Transmitted byte-by-byte through the UART interface

Deparser Module - Message Flow and Optimization

Message Flow Control:

- Wait for trading logic trigger
- Generate appropriate message response
- Handle UART TX handshaking
- Ensure complete message transmission
- Return to idle for next command

Design Optimizations:

- Custom protocol vs. ITCH protocol
- Simplified message format
- State-based transmission control
- Efficient UART utilization

Key Challenge Addressed:

- Using standard ITCH protocol would create message avalanche
- Custom format ensures one complete response per input message
- Critical for system stability with UART bandwidth limitations

Deparser Module - Performance Considerations

Current Limitations:

- UART transmission speed bottleneck
- One byte per multiple clock cycles
- Must complete message before next input
- Limited by message size and format

Real-World Scenario Differences:

- In production, Ethernet would be used
- Higher bandwidth would allow standard protocols
- Message avalanche less problematic
- Lower latency transmission


Future Optimizations:

- Replace UART with Ethernet interface
- Potentially adopt standard protocols
- Improve message throughput and latency
- Add support for more complex order types

Deparser Module - Summary


- Deparser module successfully formats trading decisions into transmittable messages
- Uses custom message format rather than ITCH protocol to avoid message avalanche
- Implements 7-state FSM for efficient message generation and transmission
- Handles UART interface with proper handshaking
- Design optimized for testbench environment with UART limitations

Key Design Decision: Custom protocol prioritizes system stability and prevents feedback loops in the constrained UART environment.



- Want FPGA to maintain the current state of the market a list of best prices for buying (bid) / selling (asks) for multiple stocks.
- Receives updates from parser about new orders, and cancels.
- Continuously provide the best available stock price and generate a valid trigger signal for the trading logic.
- Needs to be low latency and have low space storage (<500 kb) to fit in the constraints of the nexus FPGA.

32-bit Data Format










√ ○ ○ ○
30 / 81



















- stock_id[1:0] : stock to be operation performed
- data_in[31:0]: 32 bit data to be added in the mentioned format
- request : request to add or cancel
- order_id[7:0] : should be provided for cancel operation
- start : trigerring signal
- is_busy: indicates that the order book is busy
- best_price_valid : will be high when non zero best_price is there in all stocks
- best_price_stocks[3:0][15:0] : best_price of the individual stocks

Team HFT FPGA based HFT System April 30, 2025

35 / 81




Order Book



Memory Manager FSM

- Initiates read/write operations when start signal activates
- Operation type determined by is_write signal
- Waits BRAM_LATENCY cycles for operation completion
- Asserts valid signal when done, providing handshaking between BRAM and user
- Latency: BRAM LATENCY 2 clock cycles (O(1))


Order Book



Add Order FSM

- Triggers when new 32-bit data needs to be added to BRAM
- START and PROGRESS states manage Memory Manager signal control
- Provides necessary write signals to BRAM
- Monitors all Memory Manager states and I/O signals
- Latency: 8 clock cycles (O(1))


Order Book



Decrease Order FSM

- Activates when trade execution requires order deletion from BRAM
- Searches BRAM for specified order ID, then writes 0 to perform deletion
- Updates best_price when deleted order had the best price value
- Latency: 260 clock cycles (O(n))

Trading Logic



Trading Mechanics






41/81

Order books organize buy and sell orders with bids (green) and asks (red) showing available prices and quantities.

Team HFT FPGA based HFT System April 30, 2025


Price Consensus



Price consensus forms through the continuous interaction between buyers and sellers in the market.

◄□▶◀圖▶◀불▶◀불▶ 불 쒸٩○

Market Makers



Market makers provide essential liquidity by placing orders on both sides of the book, profiting from the bid-ask spread.

→ロト→部ト→ミト→ミトーミーのQで





Signal	Width	Format	Description
Price	16 bits	8.8 fixed point	Trading price
Quantity	16 bits	8.8 fixed point	Trading volume
BuySell	1 bit	Boolean	1: Buy, 0: Sell

Signal Control and Visualization

- **VIO Interface:** User selects the trading strategy in real-time; all key IO ports are exposed for monitoring market activity.
- **ILA Debugging:** Captures handshaking signals ('valid', 'ready', 'ack', 'done') across design levels for debugging and analysis.

Equal Weight Strategy

Strategy Overview

- Allocate funds equally among N stocks
- Total capital: \$1024
- 4 stocks = \$256 per stock
- Quantity = \$256/Best Price
- Execute only sell orders in this example



Example:

- Best Price = \$10.4
- Quantity = 256/10.4 = 24.615 units

Division Implementation in Hardware

Challenge: Division in Hardware

- Division is a complex operation in hardware
- High resource utilization
- Multiple clock cycles to complete
- Requires special handling for timing

Solution: AXI-based Division IP Core

- Use Xilinx Division Generator IP core
- AXI-Stream interface for data flow
- Pipeline structure with fixed latency
- Simplified integration with trading logic

AXI Division IP Core Signals

AXI-Stream Interface Signals

- aclk Clock input
- s_axis_divisor_tvalid Divisor valid signal
- s_axis_divisor_tdata Divisor data (Best Price)
- s_axis_dividend_tvalid Dividend valid signal
- s_axis_dividend_tdata Dividend data (e.g., \$256)
- m_axis_dout_tvalid Output valid signal
- m_axis_dout_tdata Output data (Quantity)

Timing Notes

- Input operands are validated via tvalid handshaking
- Output becomes valid when m_axis_dout_tvalid is asserted
- Typical latency: 20–30 clock cycles
- Pipelined: New input accepted every clock cycle

Strategy 2: Momentum-Based (Moving Average)


Core Idea

- Track a moving average of depth 8 for each stock (hardware-friendly power-of-2).
- Maintain a rolling sum history: Sum / 8 = Moving Average.
- **Buy if:** Current Price < Moving Average (Undervalued).
- **Sell if:** Current Price > Moving Average (Overvalued).


Implementation Highlights

- Use a history buffer of size $8 \times N$ (N = number of stocks).
- Right shift (>> 3) replaces division for efficient averaging.
- Logic:
 - if (BestPrice < MovingAvg) → Buy
 - else → Sell
- Simple decision logic per stock based on trend.

Combining Strategies (1 & 2)



Integrating Strategy 1 and Strategy 2




Combining Strategies (1 & 2)

- **Strategy 1:** Equal weight allocation (fast, reactive).
- Strategy 2: Trend-aware, adaptive based on past prices.
- Use a shared Division IP Core for final quantity computation in both.

Team HFT FPGA based HFT System April 30, 2025

50 / 81



Combining Strategies (1 & 2)

- The Division IP core has a latency of 35 cycles.
- Combined latency \approx 160 cycles.
- Fixed-point arithmetic is consistently used for all operations.

Team HFT FPGA based HFT System April 30, 2025

51/81

Strategy 3: Minimum Variance Portfolio (MVP) – Key Concepts

Step-by-Step Mathematical Formulation

- **Setup:** For a universe of N stocks, let Σ be the $N \times N$ covariance matrix of stock returns, and \mathbf{w} the $N \times 1$ portfolio weight vector.
- **Objective:** Minimize total portfolio variance: min $\mathbf{w}^T \Sigma \mathbf{w}$
- **Constraint:** Full investment (weights sum to 1):

$$\mathbf{w}^T \mathbf{1} = 1$$

Closed-form Solution:

$$\mathbf{w}_{\mathsf{opt}} = rac{\mathbf{\Sigma}^{-1} \mathbf{1}}{(\mathbf{\Sigma}^{-1} \mathbf{1})^T \mathbf{1}}$$

Strategy 3: Dynamic Rebalancing and Hardware **Implementation**

Interpretation

- Allocations are driven by inverse risk (via Σ^{-1})
- No return assumptions are required pure risk minimization


Why Rebalance?

- Σ (covariance) changes over time market dynamics shift
- Portfolio must adapt: w_{opt} varies with updated Σ
- Rebalance periodically with new data to maintain minimum risk profile

Hardware View

- Matrix inversion logic for Σ^{-1} (expensive computation)
- RAM storage for live covariance matrix updates
- Division modules (reused from Strategy 1 & 2)

Strategy 3: Dynamic Rebalancing and Hardware Implementation



Covariance Matrix Computation (K)

System Flow

- Input: Prices retrieved from the Order Book Builder (latest p and Previous q)
- **Return Computation:** For each stock, return is computed as:

$$r=\frac{q}{p}$$

Covariance Estimation:

$$\mathbf{K} = \mathbb{E}[XX^T] - \mathbb{E}[X]\mathbb{E}[X]^T$$

where X is the random vector of stock returns

Portfolio Weights (Minimum Variance):

$$\mathbf{w} = \frac{\mathbf{K}^{-1}\mathbf{1}}{(\mathbf{K}^{-1}\mathbf{1})^T\mathbf{1}}$$

Recursive Update of Covariance Matrix K

Expectation Formulas at Step N

$$\mathbb{E}_{N}[XX^{T}] = \frac{1}{N} \sum_{i=1}^{N} \mathbf{x}_{i} \mathbf{x}_{i}^{T} \quad (5)$$

$$\mathbb{E}_{N}[X] \mathbb{E}_{N}[X]^{T} = \left(\frac{1}{N} \sum_{i=1}^{N} \mathbf{x}_{i}\right) \left(\frac{1}{N} \sum_{i=1}^{N} \mathbf{x}_{i}^{T}\right) \quad (6)$$

Online Update at each Step N+1

$$\mathbf{K}_{N+1} = \mathbb{E}_{N+1}[XX^T] - \mathbb{E}_{N+1}[X] \mathbb{E}_{N+1}[X]^T \quad (7)$$

$$\mathbb{E}_{N+1}[XX^T] = \frac{N \mathbb{E}_N[XX^T] + \mathbf{x}_{N+1} \mathbf{x}_{N+1}^T}{N+1}$$

$$\mathbb{E}_{N+1}[X] = \frac{N \mathbb{E}_N[X] + \mathbf{x}_{N+1}}{N+1} \quad (9)$$

Matrix Inverse Computation

We need to compute the quantity:

$$w = \frac{K^{-1}\mathbf{1}}{(K^{-1}\mathbf{1})^T\mathbf{1}} \tag{1}$$

Where:

- K is our matrix
- 1 is a vector of all ones
- We need to find w efficiently

Key Insight: We don't actually need to invert K explicitly! Instead of explicitly computing K^{-1} , we can solve:

$$v = K^{-1} \mathbf{1} \Rightarrow K v = \mathbf{1} \tag{2}$$

Then normalize to get w:

$$w = \frac{v}{v^T \mathbf{1}} = \frac{v}{\sum_i v_i} \tag{3}$$

57 / 81

Challenge: Numerical stability, especially on FPGAs with fixed-point representation

QR Decomposition

To improve numerical stability, we use QR decomposition:

$$K = QR \tag{4}$$

Where:

- Q is an orthogonal matrix $(Q^{-1} = Q^T)$
- R is an upper triangular matrix

Our linear system becomes:

$$Kv = 1 (5)$$

$$QRv = 1 (6)$$

$$Rv = Q^{-1} \mathbf{1} = Q^{T} \mathbf{1} \tag{7}$$

58 / 81

Two-step process:

- **①** Compute $Q^T \mathbf{1}$ by applying QR Decomposition using Givens Rotation
- ② Solve the upper triangular system $Rv = Q^T \mathbf{1}$

Advantages:

- More numerically stable than direct inversion
- Upper triangular system is easily solved by back-substitution

Givens Rotations for Upper Triangulation

Goal

Convert a 4×4 matrix to upper triangular form:

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} \rightarrow \begin{bmatrix} a'_{11} & a'_{12} & a'_{13} & a'_{14} \\ 0 & a'_{22} & a'_{23} & a'_{24} \\ 0 & 0 & a'_{33} & a'_{34} \\ 0 & 0 & 0 & a'_{44} \end{bmatrix}$$
(8)

2×2 Example: Convert to Upper Triangular

Given
$$\begin{bmatrix} a_{11} & a_{12} \\ a_{21} & a_{22} \end{bmatrix}$$
, let $\theta = \arctan\left(\frac{a_{21}}{a_{11}}\right)$.

Apply:
$$\begin{bmatrix} a'_{11} \\ a'_{21} \end{bmatrix} = \begin{bmatrix} \cos \theta & \sin \theta \\ -\sin \theta & \cos \theta \end{bmatrix} \begin{bmatrix} a_{11} \\ a_{21} \end{bmatrix} = \begin{bmatrix} \sqrt{a_{11}^2 + a_{21}^2} \\ 0 \end{bmatrix}$$

QR Decomposition with Givens Rotations

To perform QR decomposition:

- Apply N(N-1)/2 Givens rotations to make all lower-triangular elements zero
- Each rotation zeroes one element below the diagonal
- 3 The composition of all rotations gives Q^{-1}
- The resulting upper triangular matrix is R

To compute $Q^T \mathbf{1}$:

- Augment matrix K with a column of ones 1
- Apply the same rotations to this column as well

Givens Rotations

- Operates on two rows at a time
- Zeroes out a single element
- Ideal for FPGA implementation with CORDIC

FPGA Implementation of Givens Rotations

Implementation using CORDIC

- One CORDIC block for computing arctan(A[j, k], A[i, k])
- Two CORDIC blocks for performing the rotations
- **Pipelined implementation:** One rotator for all *N* elements in a row

Parallelization

- Two Givens rotations performed in parallel if they don't share rows
- Algorithm is divided into stages with multiple parallel rotations

CORDIC Implementation Details

CORDIC allows efficient computation of:

- Trigonometric functions (sine, cosine, arctan)
- Vector rotation

4 D > 4 A D > 4 B > 4 B > 9 Q

Algorithm Summary

Algorithm 1 QR Decomposition with Givens Rotations

```
1: Augment K with a column of ones: [K|\mathbf{1}]
 2: for k = 1 to N - 1 do
                                                          ▶ Process each column
        for j = k + 1 to N do \triangleright Process each row below diagonal
 3:
            Compute \theta = \arctan(A[j, k], A[k, k])
 4:
            for i = k to N + 1 do \triangleright Include augmented column
 5:
                Apply rotation to (A[k, i], A[j, i]) using \theta
 6:
 7:
            end for
    end for
 8:
 9: end for
10: R \leftarrow upper triangular part of transformed matrix
11: Q^T \mathbf{1} \leftarrow \text{transformed augmented column}
12: Solve Rv = Q^T \mathbf{1} by back-substitution
13: w \leftarrow v / \sum_{i} v_{i}
```

Order Generation: Mathematical Model

For each asset
$$i$$
: (9)

$$\Delta_i = \mathsf{target}_i - \mathsf{position}_i \tag{10}$$

$$\mathsf{shares}_i = \frac{\Delta_i}{\mathsf{price}_i} \tag{11}$$

$$direction_{i} = \begin{cases} BUY, & \text{if shares}_{i} > 0\\ SELL, & \text{otherwise} \end{cases}$$
 (12)

$$quantity_i = |shares_i| \times account_value$$
 (13)

(14)

Hardware Implementation:

- Fixed-point arithmetic for precision control
- Parallel processing across all assets
- ullet O(1) execution time regardless of portfolio size

Team HFT FPGA based HFT System April 30, 2025 63 / 81

Trading System Summary

Strategy Overview

Strategy	Post-Synth Sim	Post-Impl Timing	FPGA Impl
Strategy 1	✓	✓	✓
Strategy 2	✓	✓	✓
Strategy 3	✓	Х	X


Notes

 Post-implementation simulation failed for Strategy 3 on Artix FPGA despite STA pass.

Summary:

- Strategy 1 & 2: End-to-end HFT system implemented and verified.
- **Strategy 3:** Verified till simulation; requires further timing analysis.

Python Market simulator



Python Exchange Simulator


What It Does

- Generates market data (ADD:- Buy and Sell, CANCEL:- Execute the order) for testing the trading system
- Transmits data packets to FPGA via UART and receives trading responses
- Visualizes market data and system performance in real-time
- Supports configuration through GUI and config files

Key Features

- Multi-threaded with concurrent TX and RX processing
- Real-time price/quantity visualization for each stock
- Order book tracking with buy/sell order management (mirror of FPGA's Order Book)
- CSV import/export for test scenarios
- Configurable order generation parameters

Software Architecture



Exchange Simulator maintains local order book based on CSV data

Implementation Results I: Resource & Performance

Basys 3 FPGA Resource Utilization


Resource	Used	%
LUTs	5,440	26%
LUTRAM	366	4%
Flip-Flops	8,159	20%
BRAM	3	6%
Ю	4	4%

Implementation Results II: Latency Analysis

System Optimizations

- Parallel order book updates
- Pipelined market data processing
- Optimized fixed-point calculations
- Memory addressing tuned for trading patterns

Latency Breakdown by Module:




Challenges and Solutions

Challenge	Solution	
Timing problems in trading block	Used IP cores to optimize critical paths	
Large latency for cancelling stock	Improved using Order ID based Addressing	
Interface problems between parser and order book	Implemented ready-busy handshake protocol	
Handshaking issues between processing modules	Corrected based on Integrated Simulation	
Big-endian vs. little-endian format handling	Created dedicated conversion modules	
Bit-level debugging while integrating with Python simulator	Utilized ILA (Integrated Logic Analyzer) with 16 K depth with Trigger Control	

Key Lessons

- Interface Definition: Critical between modules document interface control, timing diagrams, and dataflow correctly
- Handshaking Protocols: Need careful testing and verification to ensure reliable data transfer
- Individual Testbenches: Creating separate testbenches for each module saves significant debugging time
- Data Format Conversion: Fixed-point precision requires careful handling at each processing step
- **Endianness**: Big Endian/Little Endian conversions must be managed at each layer
- Resource Optimization: FPGA resource vs. performance tradeoffs require iterative optimization

Applied Concepts and System-Level Features



Key Design Features:


- Ready-busy handshake for reliable data transfer
- Mixed SystemVerilog & Verilog implementation
- Parametric design allows scaling to more stocks
- Exception handling for invalid messages
- Pipelined architecture for throughput
- Modular design structure
- Synchronizers for clock domain crossing

- ILA/VIO for real-time debugging
- AXI IP cores for complex operations
- Fixed-point with different precision across modules
- Parallel processing of multiple stocks
- GUI-based exchange simulator for testing
- BRAM for efficient on-chip memory
- DSP blocks for accelerated computation

Future Work


- 1 Ethernet Interface: Full Stack Devolopmemnt including Network Layer
- 2 Buy/Sell Support: Add capability to handle both buy and sell orders
- 3 NSE/BSE Formats: Support additional exchange data formats
- 4 More Message Types: Handle cancellations, modifications, and other actions
- More Stock IDs: Scale system to track additional securities simultaneously
- **Trading Logics:** Implement various algorithmic strategies including Strategy 3
- **Reduced Latency:** Further optimize critical paths in hardware design
- 8 Software Feedback: Add Al-based adaptive strategy adjustments

Demonstration - ILA, VIO and Testing GUI




VIO

Demonstration - ILA, VIO and Testing GUI



ILA

Demonstration - ILA, VIO and Testing GUI



Testing GUI

Conclusion

Key Outcomes

- Implemented high-performance FPGA-based trading system with microsecond response time
- Developed efficient order book management handling multiple assets simultaneously
- Successfully integrated communication protocols with algorithmic trading strategies
- Applied advanced hardware design techniques including pipelining and fixed-point arithmetic
- Validated system performance using real-world market data scenarios

Individual Contributions

Team Member	Contributions	
Jaideep	UART RX and TX, Python-based Market Exchange Simulator	
Shubham	Parser and Deparser modules	
Rakesh	Order Book implementation	
Pavan	Trading Algorithms Implementation	

References

- [1] NASDAQ, "NASDAQ TotalView-ITCH 5.0 Specification," Technical Document, 2020.
- [2] Kahssay, N., Kahssay, E., & Wang, Z. (2019). "An HFT (High Frequency Trading) Accelerator," *IEEE Transactions on FPGA Implementation*.
- [3] Leber, C., Geib, B., & Litz, H. (2011). "High frequency trading acceleration using FPGAs," In 2011 21st International Conference on Field Programmable Logic and Applications (pp. 317-322). IEEE.
- [4] Xilinx Inc., "Artix-7 FPGA Family Data Sheet," DS181 (v1.10), 2019.
- [5] Digilent Inc., "Basys 3 FPGA Board Reference Manual," 2019.
- [6] Jain, S. (2025). "High Frequency Trading: A Cutting-Edge Application of FPGA," *IEEE Talk on HFT*.

Thank You

Questions?