Experiment 5

Aim:

- Design a circuit which works as a half subtractor when select line is 1 and a Half adder when select line is 0.
- Design a circuit which works as a full subtractor when select line is 1 and a full adder when select line is 0.

Theory:

Half Subtracter and Half Adder Circuit:

A half subtractor subtracts two binary bits (A and B) and produces two outputs: a difference (D) and a borrow (B_out). A half adder adds two binary bits and produces a sum (S) and a carry (C out).

To create a circuit that functions as a half subtractor when the select line is 1 and a half adder when the select line is 0, you can use multiplexers (MUX). Here's the circuit theory:

When the select line is 1, pass inputs A and B through the half subtractor.

When the select line is 0, pass inputs A and B through the half adder.

Truth Tables:

For the half subtractor:

A	В	D	B _out
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	0

For the half adder:

A	В	S	C_out
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Full Subtracter and Full Adder Circuit:

A full subtractor subtracts three binary bits (A, B, and Bin) and produces two outputs: a difference (D) and a borrow (B_out). A full adder adds three binary bits (A, B, and Cin) and produces two outputs: a sum (S) and a carry (C out).

To create a circuit that functions as a full subtractor when the select line is 1 and a full adder when the select line is 0, you can use multiplexers (MUX). Here's the circuit theory:

When the select line is 1, pass inputs A, B, and Bin through the full subtractor.

When the select line is 0, pass inputs A, B, and Cin through the full adder.

Truth Tables:

For the full subtractor:

A	В	Bin	D	B_out
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

For the full adder:

A	В	Cin	S	C_out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Code for Half Adder Subtractor:


Behavioural

```
module Half_Adder_Subtractor (
    output reg s, // Sum
    output reg b, // Borrow or Difference
    input a, // Operand A
    input b_in, // Operand B or Borrow-in
    input select // Select line (1 for subtraction, 0 for addition)
);


always@(a, b_in, select)
begin
    if (select == 1'b1) // Subtraction
begin
    s= a ^ b_in; // Difference
    b = ~a & b_in;
end
```

```
else // Addition
begin
s= a ^ b_in; // Sum
b = a & b_in; // Carry
end
end
endmodule
```


RTL Schematic:



Function Verification:




Post synthesis schematic:




Post power report:

Summary



1.9°C/W




Post synthesis timing summary:

Effective ϑJA :


Power supplied to off-chip devices: 0 W




Post utilization/ area summary:



Post implementation schematic:




Post implementation power report:



Post implementation timing summary:

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
→ Path 1	∞	3	2	2	b_in_15	b_15	5.602	3.420	2.182	∞	input port clock
→ Path 2	00	3	2	2	b_in_15	s_15	5.462	3.289	2.173	00	input port clock

Post implementation utilization/ area summary:




Code for Full Adder Subtractor:


Behavioural

```
module Full Adder Subtractor (
  output reg s, // Sum
  output reg c out, // Carry-out or Borrow-out
  input a,
              // Operand A
  input b,
               // Operand B
  input cin, // Carry-in or Borrow-in
  input select // Select line (1 for subtraction, 0 for addition)
);
always @(a, b, cin, select)
begin
  if (select == 1'b1) // Subtraction
  begin
     s = a \wedge b \wedge cin; // Difference
     c out = (\sim a \& b) | (cin \& (a | \sim b));
  else // Addition
  begin
     s = a \wedge b \wedge cin; // Sum
     c_{out} = (a \& b) | (cin \& (a | b));
  end
end
endmodule
```


RTL Schematic:




Function Verification:



Post synthesis schematic:




Post power report:




Post synthesis timing summary:

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
3 Path 1	00	3	4	2	b_15	s_15	4.526	3.359	1.167	00	input port clock
→ Path 2	00	3	4	1	select	c_out_15	4.512	3.345	1.167	00	input port clock


Post utilization/ area summary:



Post implementation schematic:




Post implementation power report:



Post implementation timing summary:

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
→ Path 1	00	3	2	2	a_15	c_out_15	5.836	3.399	2.437	∞	input port clock
→ Path 2	00	3	2	2	a_15	s_15	5.700	3.315	2.384	00	input port clock

Post implementation utilization/ area summary:



Conclusion:

- In this experiment, we written Verilog code for a circuit which works as a half subtractor when select line is 1 and a Half adder when select line is 0.
- We have also design a circuit which works as a full subtractor when select line is 1 and a full adder when select line is 0 and verified its output and Schematic.