```
1 ----Shubham Prakash
 2 -----EC - B
 3 -----Roll: 36
 4 ----Reg. no: 20319084
 5 -----Full Adder testBench (Dataflow)
 6
 7
 8 library ieee;
9 use ieee.std_logic_1164.all;
10
11 entity full adder tb is
12 end full_adder_tb;
13
14 architecture testArch of full_adder_tb is
       component fa is
15
16
           port (
           a: in std logic;
17
           b: in std logic;
18
19
           c: in std logic;
20
           sum: out std logic;
21
           cout: out std logic
22
       );
23
       end component;
24
25
       signal a, b, c : std logic;
26
       signal sum, cout : std logic;
27 |begin
28
       uut : fa port map (a, b, c, sum, cout);
29
30
       process
31
       begin
           a <= '0'; b <= '0'; c <= '0';
32
33
           wait for 1 ns;
34
           a <= '0'; b <= '0'; c <= '1';
35
36
           wait for 1 ns;
37
38
           a <= '0'; b <= '1'; c <= '0';
39
           wait for 1 ns;
40
           a <= '0'; b <= '1'; c <= '1';
41
42
           wait for 1 ns;
43
           a <= '1'; b <= '0'; c <= '0';
44
45
           wait for 1 ns;
46
           a <= '1'; b <= '0'; c <= '1';
47
48
           wait for 1 ns;
49
50
           a <= '1'; b <= '1'; c <= '0';
           wait for 1 ns;
51
52
53
           a <= '1'; b <= '1'; c <= '1';
54
           wait for 1 ns;
55
56
           a <= '0'; b <= '0'; c <= '0';
57
           wait;
```

localhost:53286

58 |
59 | end process;
60 end testArch;

localhost:53286