```
1 ----Shubham Prakash
 2 -----EC - B
 3 -----Roll: 36
 4 ----Reg. no: 20319084
 5 ----Full Adder (Structural)
 6
 7
 8 library ieee;
 9 use ieee.std_logic_1164.all;
10
11 entity full_adder is
12
       port(
           in1, in2, c_in : in std_logic;
13
14
           sum, c_out : out std_logic
15
       );
16 end full adder;
17
18 library ieee;
19 use ieee.std logic 1164.all;
20 entity half_adder is
21
       port(
22
               x,y : in std logic;
23
               sum, carry : out std logic
24
           );
25 end half adder;
26
27 library ieee;
28 use ieee.std logic 1164.all;
29 entity or 2 is
       port(
30
               x,y : in std_logic;
31
                z : out std logic
32
33
           );
34 end or_2;
35
36 architecture haArch of half adder is
37 begin
38
       sum \leftarrow x xor y;
39
       carry <= x and y;
40 end haArch;
41
42 architecture orArch of or_2 is
43
       begin
44
           z \ll x \text{ or } y;
45 end orArch;
46
47
   architecture strArch of full adder is
       component half_adder is
48
49
           port(
50
               x,y : in std_logic;
51
                sum, carry : out std_logic
52
           );
53
       end component;
54
55
       component or_2 is
           port(
56
57
               x,y : in std_logic;
```

localhost:52145

1/2

```
58
               z : out std_logic
59
           );
60
      end component;
61
62
      signal s1, s2, s3 : std_logic;
63
      begin
64
           h1 : half_adder port map (in1, in2, s1, s2);
65
           h2 : half_adder port map (c_in, s1, sum, s3);
           or1 : or_2 port map (s2, s3, c_out);
66
67 end strArch;
```

localhost:52145 2/2