

```
1 -----Shubham Prakash
2 -----EC - B
3 -----Roll: 36
4 -----Reg. no: 20319084
5 -----Full Adder (Dataflow)
6
7
8 library ieee;
9 use ieee.std_logic_1164.all;
10
11 entity fa is
12     port (
13         a: in std_logic;
14         b: in std_logic;
15         c: in std_logic;
16         sum: out std_logic;
17         cout: out std_logic
18     );
19 end fa;
20
21 architecture dflArch1 of fa is
22     begin
23         sum<= (a xor b) xor c;
24         cout<= (a and b) or (b and c) or (c and a);
25 end dflArch1;
```