```
1 ----Shubham Prakash
 2 ----EC - B
 3 ----Roll: 36
 4 ----Reg.: 20319084
 5 -----Full Adder testBench (Structural)
 6
 7
 8 library ieee;
9 use ieee.std_logic_1164.all;
10
11 entity full adder tb is
12 end full_adder_tb;
13
14 architecture testArch of full_adder_tb is
       component full_adder is
15
16
           port(
17
           in1, in2, c in : in std logic;
           sum, c out : out std logic
18
19
       );
20
       end component;
21
22
       signal a, b, c : std logic;
       signal sum, cout : std_logic;
23
24 begin
25
       uut : full adder port map (in1 => a,in2 => b,c in => c,sum => sum,c out => cout);
26
27
       process
28
       begin
29
           a <= '0'; b <= '0'; c <= '0';
30
           wait for 1 ns;
31
           a <= '0'; b <= '0'; c <= '1';
32
33
           wait for 1 ns;
34
           a <= '0'; b <= '1'; c <= '0';
35
36
           wait for 1 ns;
37
38
           a <= '0'; b <= '1'; c <= '1';
39
           wait for 1 ns;
40
           a <= '1'; b <= '0'; c <= '0';
41
42
           wait for 1 ns;
43
           a <= '1'; b <= '0'; c <= '1';
44
45
           wait for 1 ns;
46
           a <= '1'; b <= '1'; c <= '0';
47
48
           wait for 1 ns;
49
50
           a <= '1'; b <= '1'; c <= '1';
           wait for 1 ns;
51
52
           a <= '0'; b <= '0'; c <= '0';
53
54
           wait;
55
       end process;
56
57 end testArch;
```

localhost:52155

localhost:52155