

# CSCI 6461: Computer System Architecture – Homework 5

Shubham Jadhav | G30570862

3.18)

To find: How much faster is the processor with the branch-target buffer versus a processor that has a fixed two-cycle branch penalty

Given:

Miss prediction penalty: **4 cycles**

Buffer miss penalty: **3 cycles**

Hit rate: **90%**

Prediction accuracy: **90%**

Branch frequency: **15%**

Base CPI w/o branch stall: **1**

Processor branch penalty: **2**

We can calculate, the performance comparison as follows:

$$\text{Speedup} = \frac{(\text{Clock per instructions without branch target buffer})}{(\text{Clock per instructions with branch target buffer})}$$

$$\begin{aligned}\text{CPI w/o BTB} &= \text{Base CPI} + \text{Base Stalls} \\ &= \text{Base CPI} + (\text{Branch Frequency} \times \text{Processor branch penalty}) \\ &= 1 + (0.15 \times 2) \\ &= \mathbf{1.3}\end{aligned}$$

$$\text{CPI w BTB} = \text{Base CPI} + \text{BTB Stalls}$$

Stalls of BTB depends on various events

If BTB result is miss:

$$\begin{aligned}\text{Stall} &= \text{Base Frequency} \times \text{miss rate} \times \text{miss penalty} \\ &= 0.15 \times 0.1 \times 3 \\ &= 0.045\end{aligned}$$

If BTB result is hit with correct prediction, then stall will be 0.

If BTB result is hit with incorrect prediction:

$$\begin{aligned}\text{Stall} &= \text{Base Frequency} \times \text{hit rate} \times \text{prediction failure} \times \text{miss prediction penalty} \\ &= 0.15 \times 0.9 \times (1 - \text{prediction accuracy}) \times 4 \\ &= 0.15 \times 0.9 \times 0.1 \times 4 \\ &= 0.054\end{aligned}$$

$$\text{Total Stalls} = 0.045 + 0.054 = 0.097$$

$$\begin{aligned}\text{CPI w BTB} &= \text{Base CPI} + \text{BTB Stalls} \\ &= 1 + 0.097 \\ &= \mathbf{1.097}\end{aligned}$$

$$\text{Therefore, Speedup} = \frac{1.3}{1.097} = 1.185 \approx \mathbf{1.2}$$

#### 4.9)

Given:

Processor frequency: 700 MHz

Vector length: 64 bits i.e., 8 bytes

Startup Overheads:

- Load/Store: 15 cycles
- Multiple unit: 8 cycles
- Add/subtract unit: 5 cycles

a) Arithmetic intensity is a measure of floating-point operations performed by a given code relative to the amount of memory accesses that are required to support those operations. It is frequently described as a FLOP per Byte ratio (F/B).

$$\text{Arithmetic intensity} = \frac{\text{floating-point operations}}{\text{data bytes transferred}}$$

In the given code, we can see that there are 4 floating read operations and 2 floating write operations for every 6 bytes transferred.

$$\text{Therefore, Arithmetic intensity} = \frac{4+2}{6} = \frac{6}{6} = 1.$$

c)

vmul	vld	a_re x b_re , load a_im	#1
vld	vmul	load b_im , a_im x b_im	#2
vsub	vst	subtract and store c_re	#3
vmul	vld	a_re x b_im , load next a_re vector	#4
vmul	vld	a_im x b_re , load next a_re	#5
vadd	vst	add and store c_im	#6

Total of 6 chimes are required for chaining and a single memory pipeline.

d)

To find: clock cycles per complex result value with overhead for chained vector sequence

For total cycles

$$= [\text{total chimes} \times \text{elements}] + [\text{Load/Store overhead} \times 6] + [\text{multiple overhead} \times 4] + [\text{add/subtract overhead} \times 2]$$

$$= [6 \times 64] + [15 \times 6] + [8 \times 4] + [5 \times 2]$$

$$= 516 \text{ cycles}$$

$$\text{For total cycles per result} = \frac{516}{128} = 4 \text{ cycles}$$

e)

vmul	a_re x b_re	#1
vmul	a_im x b_im	#2
vsub vst	subtract and store c_re	#3
vmul	a_re x b_im	#4
vmul vld	a_im x b_re , load next a_re	#5
addv.s vst vld vld vld	add , and store c_im , load next b_re , a_im , b_im	#6

Total of 6 chimes are required for chaining and a three memory pipeline. There is no performance improvement as compared to single memory pipeline, even after adding additional load/store units.