

Double channel high side driver for automotive applications

Features

Max supply voltage	V_{CC}	41V
Operating voltage range	V_{CC}	4.5 to 36V
Max on-state resistance	R _{ON}	160 m Ω
Current limitation (typ)	I _{LIMH}	5A
Off state supply current (typ)	IS	2 μA ⁽¹⁾

1. Typical value with all loads connected.

General

- Inrush current active management by power limitation
- Very low stand-by current
- 3.0V CMOS compatible input
- Optimized electromagnetic emission
- Very low electromagnetic susceptibility
- In compliance with the 2002/95/EC European directive

Diagnostic functions

- Open drain status output
- On state open load detection
- Off state open load detection
- Thermal shutdown indication

■ Protection

- Undervoltage shut-down
- Overvoltage clamp
- Output stuck to Vcc detection
- Load current limitation
- Self limiting of fast thermal transients
- Protection against loss of ground and loss of V_{CC}
- Thermal shut down
- Reverse battery protection (see Figure 28)



Electrostatic discharge protection

Application

 All types of resistive, inductive and capacitive loads

Description

The VND5160J-E is a monolithic device made using STMicroelectronics VIPower M0-5 technology. It is intended for driving resistive or inductive loads with one side connected to ground. Active $V_{\rm CC}$ pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

The device detects open load condition in both ON and OFF states, when STAT_DIS is left open or driven low. Output shorted to V_{CC} is detected in the OFF state.

When STAT_DIS is driven high, the STATUS pin is in a high impedance condition.

Output current limitation protects the device in overload condition. In case of long duration overload, the device limits the dissipated power to safe level up to thermal shut-down intervention. Thermal shut-down with automatic restart allows the device to recover normal operation as soon as fault condition disappears.

Table 1. Device summary

Package	Order codes		
	Part number (Tube)	Part number (Tape & Reel)	
PowerSSO-12	VND5160J-E	VND5160JTR-E	

Contents VND5160J-E

Contents

k diagram and pin description	5
trical specifications	7
Absolute maximum ratings	7
Thermal data	8
Electrical characteristics	9
Electrical characteristics curves	6
lication information 2	<u>'</u> 0
GND protection network against reverse battery	20
3.1.1 Solution 1 : resistor in the ground line (RGND only)	20
3.1.2 Solution 2: a diode (DGND) in the ground line	21
Load dump protection	21
MCU I/Os protection	21
Open load detection in Off state	21
Maximum demagnetization energy (VCC = 13.5V)	23
rage and PCB thermal data 2	'4
PowerSSO-12™ thermal data	24
rage information	<u>:</u> 7
ECOPACK® packages	27
PowerSSO-12 [™] package information	27
Packing information	29
sion history 3	0
	trical specifications Absolute maximum ratings Thermal data Electrical characteristics Electrical characteristics curves 1 Lication information GND protection network against reverse battery 3.1.1 Solution 1 : resistor in the ground line (RGND only)

VND5160J-E List of tables

List of tables

Table 1.	Device summary	. 1
Table 2.	Pin functions	. 5
Table 3.	Suggested connections for unused and N.C. pins	. 6
Table 4.	Absolute maximum ratings	. 7
Table 5.	Thermal data	. 8
Table 6.	Power section	. 9
Table 7.	Switching (VCC = 13V; Tj = 25°C)	. 9
Table 8.	Status pin (V _{SD} =0)	10
Table 9.	Protection	10
Table 10.	Openload detection	11
Table 11.	Logic input	11
Table 12.	Truth table	13
Table 13.	Electrical transient requirements	14
Table 14.	Thermal parameters	26
Table 15.	PowerSSO-12™ mechanical data	28
Table 16.	Document revision history	30

List of figures VND5160J-E

List of figures

Figure 1.	Block diagram
Figure 2.	Configuration diagram (top view)
Figure 3.	Current and voltage conventions
Figure 4.	Status timings
Figure 5.	Output voltage drop limitation
Figure 6.	Switching characteristics
Figure 7.	Waveforms
Figure 8.	Off state output current
Figure 9.	Input clamp voltage
Figure 10.	High level input current
Figure 11.	Input high level
Figure 12.	Input low level
Figure 13.	Input hysteresis voltage
Figure 14.	Status low output voltage
Figure 15.	Status leakage current
Figure 16.	Status clamp voltage
Figure 17.	On state resistance vs T _{case}
Figure 18.	On state resistance vs V _{CC}
Figure 19.	Openload On state detection threshold
Figure 20.	Openload Off state voltage detection threshold
Figure 21.	Turn - On voltage slope
Figure 22.	Turn - Off voltage slope
Figure 23.	I _{LIM} vs T _{case}
Figure 24.	Undervoltage shutdown
Figure 25.	STAT_DIS clamp voltage
Figure 26.	High level STAT_DIS voltage
Figure 27.	Low level STAT_DIS voltage
Figure 28.	Application schematic
Figure 29.	Open load detection in Off state
Figure 30.	Maximum turn Off current versus inductance (for each channel)23
Figure 31.	PowerSSO-12™ PC board
Figure 32.	Rthj-amb vs. PCB copper area in open box free air condition (one channel ON) 24
Figure 33.	PowerSSO-12™ Thermal impedance junction ambient single pulse (one channel ON) 25
Figure 34.	Thermal fitting model of a double channel HSD in PowerSSO-12™
Figure 35.	PowerSSO-12™ package dimensions
Figure 36.	PowerSSO-12™ tube shipment (no suffix)29
Figure 37.	PowerSSO-12 [™] tape and reel shipment (suffix "TR")

1 Block diagram and pin description

Figure 1. Block diagram




Table 2. Pin functions

Name	Function			
V _{CC}	Battery connection.			
OUTPUTn	Power output.			
GND	Ground connection. Must be reverse battery protected by an external diode/resistor network.			
INPUTn	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state.			
STATUSn	Open Drain digital diagnostic pin.			
STAT_DIS	Active high CMOS compatible pin, to disable the STATUS pin.			

Figure 2. Configuration diagram (top view)





Table 3. Suggested connections for unused and N.C. pins

Connection / Pin	STATUS	N.C.	OUTPUT	INPUT	STAT_DIS		
Floating	Х	Х	Х	Х	Х		
To ground	N.R. ⁽¹⁾	Х	N.R.	Through 10kΩ resistor	Through 10kΩ resistor		

^{1.} Not recommended.

2 Electrical specifications

Figure 3. Current and voltage conventions



Note: $V_{Fn} = V_{OUTn} - V_{CCn}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in the "Absolute maximum ratings" tables may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions in this section for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	41	V
-V _{CC}	Reverse DC supply voltage	0.3	V
-I _{GND}	DC reverse ground pin current	200	mA
I _{OUT}	DC output current	Internally limited	Α
-I _{OUT}	Reverse DC output current	6	Α
I _{IN}	DC input current	+10 / -1	mA
I _{STAT}	DC status current	+10 / -1	mA
I _{STAT_DIS}	DC status disable current	+10 / -1	mA
	Maximum switching energy		
E _{MAX}	(L=12mH; R_L =0 Ω ; V_{bat} =13.5V; T_{jstart} =150°C;	33	mJ
	$I_{OUT} = I_{limL}(Typ.))$		

Table 4. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
V_{ESD}	- STATUS	4000	V
	- STAT_DIS	4000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter Max value			
R _{thj-case}	Thermal resistance junction-case (max.) (with one channel ON)	8	°C/W	
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 32	°C/W	

2.3 Electrical characteristics

Values specified in this section are for 8V<V $_{CC}$ < 36V; -40°C < T $_{j}$ < 150°C, unless otherwise stated.

Table 6. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	36	V
V _{USD}	Undervoltage shutdown			3.5	4.5	٧
V _{USDhyst}	Undervoltage Shut-down hysteresis			0.5		V
	(-)	I _{OUT} = 1A; T _j = 25°C			160	mΩ
R _{ON}	On state resistance ⁽²⁾	I _{OUT} = 1A; T _j = 150°C			320	mΩ
		$I_{OUT} = 1A; V_{CC} = 5V; T_j = 25^{\circ}C$			210	mΩ
V _{clamp}	Clamp voltage	I _S = 20mA	41	46	52	V
I _S	Supply current	Off State; V_{CC} =13V; V_{IN} = V_{OUT} =0 T_j = 25°C; On State; V_{CC} =13V; V_{IN} =5V; I_{OUT} = 0A		2 ⁽¹⁾	5 ⁽¹⁾ 6	μA mA
I _{L(off1)}	Off state output current ⁽²⁾	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C	0	0.01	3 5	μΑ
I _{L(off2)}		V _{IN} =0V; V _{OUT} =4V	-75		0	
V _F	Output - V _{CC} diode voltage ⁽²⁾	-l _{OUT} =0.6A; T _j =150°C			0.7	V

^{1.} PowerMOS leakage included.

Table 7. Switching ($V_{CC} = 13V$; $T_j = 25^{\circ}C$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-On delay time	$R_L=13\Omega$ (see <i>Figure 6</i>)		10		μs
t _{d(off)}	Turn-Off delay time	$R_L=13\Omega$ (see <i>Figure 6</i>)		15		μs
dV _{OUT} /dt _(on)	Turn-On voltage slope	$R_L=13\Omega$	See Figure 21		V/µs	
dV _{OUT} /dt _(off)	Turn-Off voltage slope	$R_L=13\Omega$	See Figure 22		V/µs	
W _{ON}	Switching energy losses during twon	$R_L=13\Omega$ (see <i>Figure 6</i>)		0.07		mJ
W _{OFF}	Switching energy losses during twoff	$R_L=13\Omega$ (see <i>Figure 6</i>)		0.04		mJ

^{2.} For each channel.

Table 8. Status pin (V_{SD}=0)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{STAT}	Status low output voltage	I _{STAT} = 1.6 mA, V _{SD} =0V			0.5	V
I _{LSTAT}	Status leakage current	Normal operation or V _{SD} =5V, V _{STAT} = 5V			10	μΑ
C _{STAT}	Status pin input capacitance	Normal operation or V _{SD} =5V, V _{STAT} = 5V			100	pF
V _{SCL}	Status clamp voltage	I _{STAT} = 1mA I _{STAT} = - 1mA	5.5	-0.7	7	V V

Table 9. Protection⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH}	DC short circuit current	V _{CC} = 13V 5V <v<sub>CC<36V</v<sub>	3.5	5	7.5 7.5	A A
I _{limL}	Short circuit current during thermal cycling	V _{CC} = 13V T _R <t<sub>j<t<sub>TSD</t<sub></t<sub>		2		Α
T _{TSD}	Shutdown temperature		150	175	200	ô
T_{R}	Reset temperature		T _{RS} + 1	T _{RS} + 5		ô
T _{RS}	Thermal reset of STATUS		135			ô
T _{HYST}	Thermal hysteresis (T _{TSD} -T _R)			7		°C
t _{SDL}	Status delay in overload conditions	$T_j > T_{TSD}$			20	μs
V _{DEMAG}	Turn-Off output voltage clamp	I _{OUT} =1A; V _{IN} =0; L=20mH	V _{CC} -41	V _{CC} -46	V _{CC} -52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.03A; T _j = -40°C+150°C (see <i>Figure 5</i>)		25		mV

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

Table 10. Openload detection

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OL}	Openload On state detection threshold	V _{IN} = 5V, 8V <v<sub>CC<18V</v<sub>	10	See Figure 19	40	mA
t _{DOL(on)}	Openload On state detection delay	I _{OUT} = 0A, V _{CC} =13V (see <i>Figure 4</i>)			200	μs
t _{POL}	Delay between INPUT falling edge and STATUS rising edge in Openload condition	I _{OUT} = 0A (see <i>Figure 4</i>)	200	500	1000	μs
V _{OL}	Openload Off state voltage detection threshold	$V_{IN} = 0V, 8V < V_{CC} < 16V$	2	See Figure 20	4	V
t _{DSTKON}	Output short circuit to V _{cc} detection delay at turn Off	See Figure 4	180		t _{POL}	μs

Table 11. Logic input

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level voltage				0.9	V
I _{IL}	Low level input current	V _{IN} = 0.9V	1			μΑ
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1V			10	μΑ
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V _{ICL}	Input clamp voltage	I _{IN} = 1mA I _{IN} = -1mA	5.5	-0.7	7	V V
V _{SDL}	STAT_DIS low level voltage				0.9	V
I _{SDL}	Low level STAT_DIS current	V _{CSD} = 0.9V	1			μΑ
V _{SDH}	STAT_DIS high level voltage		2.1			V
I _{SDH}	High level STAT_DIS current	V _{CSD} = 2.1V			10	μΑ
V _{SD(hyst)}	STAT_DIS hysteresis voltage		0.25			V
V _{SDCL}	STAT_DIS clamp voltage	I _{SD} = 1mA I _{SD} = -1mA	5.5	-0.7	7	V V

Figure 4. Status timings




Figure 5. Output voltage drop limitation




Table 12. Truth table

Conditions	INPUT _n	OUTPUT _n	STATUS _n (V _{SD} =0V) ⁽¹⁾
Normal operation	L H	L H	Н
Current limitation	L	L	H
	H	X	H
Overtemperature	L	L	H
	H	L	L
Undervoltage	L	L	X
	H	L	X
Output Voltage > V _{OL}	L	H	L ⁽²⁾
	H	H	H
Output Current < I _{OL}	L	L	H ⁽³⁾
	H	H	L

- 2. The STATUS pin is low with a delay equal to $\,\,t_{\rm DSTKON}$ after INPUT falling edge.
- 3. The STATUS pin becomes high with a delay equal to $\,t_{POL}$ after INPUT falling edge.

Figure 6. Switching characteristics




Table 13. Electrical transient requirements

ISO 7637-2: 2004(E)	Test le	evels ⁽¹⁾	Number of	Burst cy	cle/pulse	Delays and
test pulse	III	IV	Dilises or		on time	impedance
1	-75V	-100V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37V	+50V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100V	-150V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75V	+100V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6V	-7V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65V	+87V	1 pulse			400 ms, 2 Ω


ISO 7637-2: 2004(E) test pulse	Test level results ⁽¹⁾		
	III	IV	
1	С	С	
2a	С	С	
3a	С	С	
3b	С	С	
4	С	С	
5b ⁽²⁾	С	С	

^{1.} The above test levels must be considered referred to Vcc = 13.5V except for pulse 5b.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

Class	Contents		
С	All functions of the device are performed as designed after exposure to disturbance.		
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.		





2.4 Electrical characteristics curves

Figure 8. Off state output current




Figure 9. Input clamp voltage




Figure 10. High level input current




Figure 11. Input high level




Figure 12. Input low level




Figure 13. Input hysteresis voltage




Figure 14. Status low output voltage




Figure 15. Status leakage current




Figure 16. Status clamp voltage




Figure 17. On state resistance vs T_{case}




Figure 18. On state resistance vs V_{CC}




Figure 19. Openload On state detection threshold





Figure 20. Openload Off state voltage detection threshold

Figure 21. Turn - On voltage slope







Figure 22. Turn - Off voltage slope

Figure 23. I_{LIM} vs T_{case}







Figure 24. Undervoltage shutdown

Figure 25. STAT_DIS clamp voltage








Figure 26. High level STAT_DIS voltage


Figure 27. Low level STAT_DIS voltage





3 Application information

Figure 28. Application schematic



Note: Channels 2, has the same internal circuit as channel 1.

3.1 GND protection network against reverse battery

3.1.1 Solution 1 : resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- $1. \quad R_{GND} \leq 600 mV \ / \ (I_{S(on)max}).$
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power Dissipation in R_{GND} (when V_{CC} <0: during reverse battery situations) is:

$$P_{D} = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

3.1.2 Solution 2: a diode (D_{GND}) in the ground line

A resistor (R_{GND} =1k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

3.2 Load dump protection

 D_{ld} is necessary (Voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

3.3 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μ C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μ C I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH_{\mu}C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and $I_{latchup} \ge 20 mA$; $V_{OH\mu C} \ge 4.5 V$

 $5k\Omega \le R_{prot} \le 180k\Omega$.

Recommended R_{prot} values is $10k\Omega$.

3.4 Open load detection in Off state

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.


The external resistor has to be selected according to the following requirements:

- 1. no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin} ; this results in the following condition $V_{OUT} = (V_{PU}/(R_L + R_{PU}))R_L < V_{Olmin}$.
- 2. no misdetection when load is disconnected: in this case the V_{out} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} V_{OLmax})/I_{L(off2)}$.


Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the Electrical characteristics section.

Figure 29. Open load detection in Off state



3.5 Maximum demagnetization energy ($V_{CC} = 13.5V$)



Note:


Values are generated with $R_L = 0\Omega$.

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

4 Package and PCB thermal data

4.1 PowerSSO-12™ thermal data


Figure 31. PowerSSO-12™ PC board



Note:

Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70 μ m (front and back side), Copper areas: from minimum pad lay-out to 8cm²).

Figure 32. R_{thj-amb} vs. PCB copper area in open box free air condition (one channel ON)






Figure 33. PowerSSO-12™ Thermal impedance junction ambient single pulse (one channel ON)

Pulse calculation formula

$$\begin{split} Z_{TH\delta} &= R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where } \delta &= t_P / T \end{split}$$




Figure 34. Thermal fitting model of a double channel HSD in PowerSSO-12™(a)

a. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 14. Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1=R7 (°C/W)	1.2		
R2=R8 (°C/W)	6		
R3 (°C/W)	7		
R4 (°C/W)	10	10	9
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1=C7 (W.s/°C)	0.0008		
C2=C8 (W.s/°C)	0.0016		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

5.2 PowerSSO-12™ package information

Figure 35. PowerSSO-12™ package dimensions




Table 15. PowerSSO-12™ mechanical data

Symbol		Millimeters	
Symbol	Min.	Тур.	Max.
Α	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
В	0.230		0.410
С	0.190		0.250
D	4.800		5.000
E	3.800		4.000
е		0.800	
Н	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0°		8°
Х	1.900		2.500
Y	3.600		4.200
ddd			0.100

5.3 Packing information

Figure 36. PowerSSO-12™ tube shipment (no suffix)





Figure 37. PowerSSO-12™ tape and reel shipment (suffix "TR")



Revision history VND5160J-E

6 Revision history

Table 16. Document revision history

Date	Revision	Changes
7-Jan-2004	1	Initial release.
3-Feb-2006	2	Major series of updates incorporated.
20-Mar-2007	3	Reformatted. Added list of tables and list of figures. Added Section 3.5: Maximum demagnetization energy (VCC = 13.5V). Added new disclaimer.
01-Jun-2007	4	Updated <i>Table 4: Absolute maximum ratings</i> : EMAX entries. Updated <i>Table 13: Electrical transient requirements</i> : Test level values III and IV for test pulse 5b and notes. Figure 34: Thermal fitting model of a double channel HSD in PowerSSO-12™ added note.
17-Dic-2007	5	 Updated Section 4.1: PowerSSO-12™ thermal data: Changed Figure 32: Rthj-amb vs. PCB copper area in open box free air condition (one channel ON). Changed Figure 33: PowerSSO-12™ Thermal impedance junction ambient single pulse (one channel ON). Updated Table 14: Thermal parameters: R1 and R7 values changed from 1.2 to 0.1 °C/W. R2 = R8 values changed from 6 to 0.2 °C/W. R3 value changed from 7 to 4 °C/W. R4 values changed from 10/10/9 to 8/8/7 °C/W. C1=C7 values changed from 0.0008 to 0.0001 °C/W. C2=C8 values changed from 0.0016 to 0.002 °C/W.
24-Sep-2013	6	Updated disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com