

TPDxE05U06 1, 4, 6 Channel ESD Protection Device for Super-Speed (Up to 6 Gbps) Interface

1 Features

- IEC 61000-4-2 Level 4 ESD Protection
 - ±12-kV Contact Discharge
 - ±15-kV Air Gap Discharge
- IEC 61000-4-4 EFT Protection
 - 80 A (5/50 ns)
- IEC 61000-4-5 Surge Protection
 - 2.5 A (8/20 µs)
- IO Capacitance 0.42 pF to 0.5 pF (Typical)
- DC Breakdown Voltage 6.5 V (Minimum)
- Ultra low Leakage Current 10 nA (Maximum)
- Low ESD Clamping Voltage
- Industrial Temperature Range: –40°C to +125°C
- Easy Straight-Through Routing Packages

2 Applications

- HDMI 1.4b
- HDMI 2.0
- USB 3.0
- MHL
- LVDS Interfaces
- DisplayPort
- PCI-Express®
- eSata Interfaces
- V-by-One® HS

3 Description

The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance makes it ideal for protecting any high-speed signal pins.


Typical applications for TPDxE05U06 includes high speed signal lines in HDMI 1.4b, HDMI 2.0, USB 3.0, MHL, LVDS, DisplayPort, PCI-Express®, eSata, and V-by-One® HS.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD1E05U06	X1SON (2)	0.60 mm × 1.00 mm
TPD4E05U06	USON (10)	2.50 mm × 1.00 mm
TPD6E05U06	USON (14)	3.50 mm × 1.35 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



TPD4E05U06 Functional Block Diagram




Table of Contents

1 Features	1	7.4 Device Functional Modes.....	11
2 Applications	1	8 Application and Implementation	12
3 Description	1	8.1 Application Information.....	12
4 Revision History	2	8.2 Typical Applications	12
5 Pin Configuration and Functions	4	9 Power Supply Recommendations	16
6 Specifications	6	10 Layout	16
6.1 Absolute Maximum Ratings	6	10.1 Layout Guidelines	16
6.2 ESD Ratings—JEDEC Specification.....	6	10.2 Layout Example	16
6.3 ESD Ratings—IEC Specification	6	11 Device and Documentation Support	18
6.4 Recommended Operating Conditions.....	6	11.1 Documentation Support	18
6.5 Thermal Information	6	11.2 Related Links	18
6.6 Electrical Characteristics.....	7	11.3 Receiving Notification of Documentation Updates	18
6.7 Typical Characteristics	8	11.4 Community Resources.....	18
7 Detailed Description	10	11.5 Trademarks	18
7.1 Overview	10	11.6 Electrostatic Discharge Caution.....	18
7.2 Functional Block Diagram	10	11.7 Glossary	19
7.3 Feature Description.....	11	12 Mechanical, Packaging, and Orderable Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision K (November 2016) to Revision L	Page
• Updated DPY pinout image.	4
• Updated title from TPD4E05U06 to TPD6E05U06 in Figure 13	10

Changes from Revision J (March 2016) to Revision K	Page
• Changed min value of V_{BR} from "6 V" to "6.5 V" in the Electrical Characteristics table	7

Changes from Revision I (June 2015) to Revision J	Page
• Replaced all instances of X2SON with X1SON.....	1
• Update the <i>Pin Functions</i> table	4
• Added Power Supply Recommendations section.....	16

Changes from Revision H (May 2015) to Revision I	Page
• Added Trademarks	1
• Corrected TPD6E05U06 Pin 13 name	5
• Corrected TLP definition	7

Changes from Revision G (July 2014) to Revision H	Page
• Added Additional Application.....	1
• Updated with HDMI 2.0 Eye Diagrams.....	13

Changes from Revision F (November 2013) to Revision G
Page

• Added 61000-4-4 EFT compliance.....	1
• Added Handling Ratings table.....	6
• Added Thermal Information table.	6
• Added Detailed Description section.	10
• Added Application and Implementation section.	12
• Added Layout section.	16

Changes from Original (December 2012) to Revision A
Page

• Added TPS2EUSB30A part to document.....	1
---	---

Changes from Revision A (December 2012) to Revision B
Page

• Added Insertion Loss Graphic.....	9
• Added Eye Diagrams.....	13

Changes from Revision B (January 2013) to Revision C
Page

• Changed IO Capacitance range.....	1
• Changed test conditions and typ values for V_{clamp}	7
• Added typ R_{DYN} values for DQA and RVZ packages.....	7
• Added C_L values for DQA and RVZ packages.....	7
• Changed CURRENT vs VOLTAGE graphic.....	8
• Changed Insertion Loss graphic.....	9
• Changed HDMI Eye Diagrams.....	13

Changes from Revision C (March 2013) to Revision D
Page


• Updated Title.....	1
• Removed Ordering Information table.....	4

Changes from Revision D (August 2013) to Revision E
Page


• Updated document formatting.....	1
• Added additional application.....	1

5 Pin Configuration and Functions


DPY Package
2-Pin X1SON
Top View



DQA Package
10-Pin USON
Top View



RVZ Package
14-Pin USON
Top View



Pin Functions TPD1E05U06 DPY

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	2	Ground	Ground; Connect to ground
I/O	1	I/O	ESD protected channel ⁽¹⁾

(1) Place as close to the connector as possible.

Pin Functions TPD4E05U06 DQA

PIN		TYPE	DESCRIPTION
NAME	NO.		
D1+	1	I/O	ESD protected channel ⁽¹⁾
D1-	2	I/O	ESD protected channel ⁽¹⁾
D2+	4	I/O	ESD protected channel ⁽¹⁾
D2-	5	I/O	ESD protected channel ⁽¹⁾

(1) Place as close to the connector as possible.

Pin Functions TPD4E05U06 DQA (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	3	Ground	Ground; Connect to ground
GND	8		
NC	6	—	Not connected; Used for optional straight-through routing. Can be left floating or grounded
NC	7		
NC	9		
NC	10		

Pin Functions TPD6E05U06 RVZ

PIN		TYPE	DESCRIPTION
NAME	NO.		
D1+	14	I/O	ESD protected channel ⁽¹⁾
D1–	13	I/O	ESD protected channel ⁽¹⁾
D2+	12	I/O	ESD protected channel ⁽¹⁾
D2–	11	I/O	ESD protected channel ⁽¹⁾
D3+	9	I/O	ESD protected channel ⁽¹⁾
D3–	8	I/O	ESD protected channel ⁽¹⁾
GND	5	Ground	Ground; Connect to ground
GND	10		
NC	1	—	Not connected; Used for optional straight-through routing. Can be left floating or grounded
NC	2		
NC	3		
NC	4		
NC	6		
NC	7		

(1) Place as close to the connector as possible.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-4 (5/50 ns)		80	A
Peak pulse	IEC 61000-4-5 Current (tp – 8/20 μ s) ⁽⁴⁾		2.5	A
	IEC 61000-4-5 Power (tp – 8/20 μ s) ⁽⁴⁾		40	W
T _A	Operating temperature	–40	125	°C
T _{stg}	Storage temperature	–65	155	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute maximum ratings apply over recommended junction temperature range.
- (3) Voltages are with respect to GND unless otherwise noted.
- (4) Measured at 25°C.

6.2 ESD Ratings—JEDEC Specification

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±4000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1500 V may actually have higher performance.

6.3 ESD Ratings—IEC Specification

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 contact discharge	±12000
		IEC 61000-4-2 air-gap discharge	±15000

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IO}	Input pin voltage	0	5.5	V
T _A	Operating free-air temperature	–40	125	°C

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		TPD1E05U06	TPD4E05U06	TPD6E05U06	UNIT
		DPY (X1SON)	DQA (USON)	RVZ (USON)	
		2 PINS	10 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	697.3	327	197.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	471	189.5	119.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	575.9	257.7	92.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	175.7	60.9	22	°C/W
ψ _{JB}	Junction-to-board characterization parameter	575.1	257	91.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} < 10 μA				5.5	V
V _{BR}	Break-down voltage	I _{IO} = 1 mA		6.5		8.5	V
V _{clamp}	Clamp voltage	I = 1 A, TLP, I/O to ground ⁽¹⁾			10		V
		I = 5 A, TLP, I/O to ground ⁽¹⁾			14		
		I = 1 A, TLP, ground to I/O ⁽¹⁾			3		
		I = 5 A, TLP, ground to I/O ⁽¹⁾			7		
I _{LEAK}	Leakage current	V _{IO} = 2.5 V			0.01	10	nA
R _{DYN}	DPY package dynamic resistance	I/O to GND ⁽²⁾			0.8		Ω
		GND to I/O ⁽²⁾			0.8		
	DQA package dynamic resistance	I/O to GND ⁽²⁾			0.8		Ω
		GND to I/O ⁽²⁾			0.8		
	RVZ package dynamic resistance	I/O to GND ⁽²⁾			0.8		Ω
		GND to I/O ⁽²⁾			0.8		
Capacitance							
C _L	Line capacitance ⁽³⁾	V _{IO} = 2.5 V, f = 1 MHz, I/O to GND	TPD1E05U06 DPY package		0.42		pF
			TPD4E05U06 DQA package		0.5		
			TPD6E05U06 RVZ package		0.47		
ΔC _{IO-TO-GND}	Variation of channel input capacitance	GND Pin = 0 V, F = 1 GHz, V _{BIAS} = 2.5 V, channel_x pin to GND – channel_y pin to GND			0.05	0.07	pF
C _{CROSS}	Channel to channel input capacitance	GND Pin = 0 V, F = 1 GHz, V _{BIAS} = 2.5 V, between channel pins			0.01	0.06	pF

(1) Transmission Line Pulse (TLP) with 100 ns width, 200 ps rise time.

(2) Extraction of R_{DYN} using least squares fit of TLP characteristics between $I = 10 \text{ A}$ and $I = 20 \text{ A}$.

(3) Capacitance data is taken at 25°C.

6.7 Typical Characteristics




Figure 1. DC Voltage Sweep I-V Curve




Figure 2. Surge Curve ($t_p = 8/20 \mu s$), Pin IO to GND




Figure 3. Positive TLP Plot IO to GND




Figure 4. Negative TLP Plot IO to GND




Figure 5. Leakage vs Temperature




Figure 6. 8-kV IEC Waveform

Typical Characteristics (continued)




Figure 7. -8-kV IEC Waveform




Figure 8. TPD1E05U06 Insertion Loss




Figure 9. TPD4E05U06 Insertion Loss




Figure 10. TPD6E05U06 Insertion Loss

7 Detailed Description

7.1 Overview

The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) based Electrostatic Discharge (ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance makes it ideal for protecting any high-speed signal pins.

7.2 Functional Block Diagram




Figure 11. TPD1E05U06 Block Diagram




Figure 12. TPD4E05U06 Block Diagram




Figure 13. TPD6E05U06 Block Diagram

7.3 Feature Description

The TPDxE05U06 is a family of unidirectional Transient Voltage Suppressor (TVS) Electrostatic Discharge (ESD) protection diodes with ultra-low capacitance. Each device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 international standard. The TPDxE05U06s ultra-low loading capacitance makes it ideal for protecting any high-speed signal pins.

7.3.1 ± 15 -kV IEC61000-4-2 Level 4 ESD Protection

The I/O pins can withstand ESD events up to ± 12 -kV contact and ± 15 -kV air. An ESD-surge clamp diverts the current to ground.

7.3.2 IEC61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50 ns waveform, 4 kV with 50- Ω impedance). An ESD-surge clamp diverts the current to ground. This has been validated on the TPD4E05U06 only.

7.3.3 IEC61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 40 W (8/20 μ s waveform). An ESD-surge clamp diverts this current to ground.

7.3.4 I/O Capacitance

The capacitance between each I/O pin to ground is 0.42 pF (TPD1E05U06), 0.5 pF (TPD4E05U06) or 0.47 pF (TPD6E05U06). These devices support data rates up to 6 Gbps.

7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5 V.

7.3.6 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (max) with a bias of 2.5 V.

7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 10 V ($I_{PP} = 1$ A).

7.3.8 Industrial Temperature Range

This device features an industrial operating range of -40°C to $+125^{\circ}\text{C}$.

7.3.9 Easy Flow-Through Routing

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout.

7.4 Device Functional Modes

The TPDxE05U06 is a passive integrated circuit that triggers when voltages are above VBR or below the lower diodes V_f (-0.6 V). During ESD events, voltages as high as ± 15 kV (air) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of TPDxE05U06 (usually within 10s of nano-seconds) the device reverts to passive.

Typical Applications (continued)

8.2.1.1 Design Requirements

For this design example, the two TPD4E05U06 devices, and a TPD5S116 are being used in an HDMI 2.0 application. This provides a complete port protection scheme.

Given the HDMI 2.0 application, the parameters listed in [Table 1](#) are known.

Table 1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on pins 1, 2, 4, or 5	0 V to 5 V
Operating frequency	3 GHz

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Signal Range on Pin 1, 2, 4, or 5

The TPD4E05U06 has 4 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 4 I/O channels is going to protect which signal lines. Any I/O supports a signal range of 0 to 5.5 V.

8.2.1.3 Application Curves




Figure 15. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram Unpopulated EVM




Figure 16. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram TPD1E05U06




Figure 17. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram TPD4E05U06




Figure 18. 3.4-Gbps HDMI 1.4 TP1 Eye Diagram TPD6E05U06




Figure 19. 6-Gbps HDMI 2.0 (TP1) Eye Diagram Unpopulated EVM




Figure 20. 6-Gbps HDMI 2.0 (TP1) Eye Diagram TPD1E05U06




Figure 21. 6-Gbps HDMI 2.0 (TP1) Eye Diagram TPD4E05U06




Figure 22. 6-Gbps HDMI 2.0 (TP1) Eye Diagram TPD6E05U06

8.2.2 HDMI 2.0 Application




Figure 23. HDMI 2.0 Schematic

8.2.2.1 Design Requirements

For this design example, the TPD1E05U06 and the TPD5S116 are used to protect the data pairs and control lines of the HDMI 2.0 connection. This provides full HDMI 2.0 port protection.

Given the HDMI 2.0 application, the following parameters in [Table 2](#) are known.

Table 2. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on data lines	0 V to 5 V
Operating frequency	3 GHz

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Signal Range

The TPD1E05U06 has 1 protection channel for signal lines, supporting a signal range of 0 V to 5.5 V.

8.2.2.2.2 Operating Frequency

The TPD1E05U06 has 0.42 pF of capacitance, which supports HDMI 2.0 data rates.

8.2.2.3 Application Curves

Refer to the [Application Curves](#) section.

9 Power Supply Recommendations

This device is a passive ESD protection device and there is no need to power it. Care must be taken to make sure that the maximum voltage specifications for each line are not violated.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

10.2.1 TPD4E05U06 Layout Example

This application is typical of an HDMI 1.4 layout.




Figure 24. TPD4E05U06 Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [Reading and Understanding an ESD Protection Datasheet](#)
- [ESD Layout Guide](#)
- [TPD6E05U06RVZ EVM User's Guide](#)
- [Picking ESD Diodes for Ultra High-Speed Data Lines](#)
- [ESD PROTECTION DIODES EVM](#)
- [TPD1E05U06DPY EVM User's Guide](#)
- [TPD4E05U06DQA EVM User's Guide](#)

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPD1E05U06	Click here	Click here	Click here	Click here	Click here
TPD4E05U06	Click here	Click here	Click here	Click here	Click here
TPD6E05U06	Click here	Click here	Click here	Click here	Click here

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on [ti.com](#). In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.
PCI-Express is a registered trademark of PCI-SIG .
V-by-One is a registered trademark of Thine Electronics, Inc.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD1E05U06DPYR	ACTIVE	X1SON	DPY	2	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C1 ~ C6)	Samples
TPD1E05U06DPYT	ACTIVE	X1SON	DPY	2	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C1 ~ C6)	Samples
TPD4E05U06DQAR	ACTIVE	USON	DQA	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	BR BRY	Samples
TPD6E05U06RVZR	ACTIVE	USON	RVZ	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BV ~ BVY)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPD1E05U06, TPD4E05U06 :

- Automotive: [TPD1E05U06-Q1](#), [TPD4E05U06-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E05U06DPYR	X1SON	DPY	2	10000	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1
TPD1E05U06DPYT	X1SON	DPY	2	250	180.0	9.5	0.72	1.12	0.43	2.0	8.0	Q1
TPD1E05U06DPYT	X1SON	DPY	2	250	180.0	9.5	0.66	1.15	0.66	2.0	8.0	Q1
TPD4E05U06DQAR	USON	DQA	10	3000	180.0	9.5	1.18	2.68	0.72	4.0	8.0	Q1
TPD6E05U06RVZR	USON	RVZ	14	3000	178.0	13.5	1.6	3.75	0.7	4.0	12.0	Q1
TPD6E05U06RVZR	USON	RVZ	14	3000	180.0	13.2	1.65	3.8	0.7	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD1E05U06DPYR	X1SON	DPY	2	10000	184.0	184.0	19.0
TPD1E05U06DPYT	X1SON	DPY	2	250	189.0	185.0	36.0
TPD1E05U06DPYT	X1SON	DPY	2	250	184.0	184.0	19.0
TPD4E05U06DQAR	USON	DQA	10	3000	189.0	185.0	36.0
TPD6E05U06RVZR	USON	RVZ	14	3000	189.0	185.0	36.0
TPD6E05U06RVZR	USON	RVZ	14	3000	184.0	184.0	19.0

DQA (R-PSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD




4209584/B 09/2009

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.

DQA (R-PUSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

DPY (R-PX1SON-N2)

PLASTIC SMALL OUTLINE NO-LEAD



4211012/D 08/14




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
B. This drawing is subject to change without notice.
C. SON (Small Outline No-Lead) package configuration.

DPY (R-PX1SON-N2)

PLASTIC SMALL OUTLINE NO-LEAD

Example Board Layout

Example Stencil Design
(Note E)




4215270/B 08/15

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

RVZ (R-PUSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD




4218112/B 04/14

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.


RVZ (R-PUSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD


Example Board Layout



Example Stencil Design
Stencil thickness of 0,1 mm recommended.
(Note D)



Example
Non Solder Mask
Defined Pad



4221500/A 04/14

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.