

## Advanced Logic Design – Lab Number 3

### 1. (10 points) Shifter

```
assign y = a[3:0] << b[1:0];
```

- What is the mathematical function of the **y** signal?
- What should be the width of the **y** signal?
- Draw the gate level diagram.
- Write an alternative SV code that will implement the same function without using the << operator (**shifter.sv**)

### 2. (10 points) Combinational logic

```
assign out = a[1:0] && b[1:0];
```


```
assign out = a[1:0] & b[1:0];
```

- What the synthesis tool will implement for **each one** of the above assignments? Draw and explain.
- We explained that we should avoid using the operator in the **first assignment** (logical operator) - write an alternative SV code that will implement the same logic function, using bitwise operators. (**comb.sv**)

**Note:** please copy the shifter.sv and comb.sv also to the PDF file

3. Implement the *power\_on* module according to the spec below:


| Port       | Direction | Width | Description  |
|------------|-----------|-------|--|
| resetb     | In        | 1     | Asynchronous active low reset  |
| clk        | In        | 1     | Clock at 100Mhz  |
| power_good | In        | 1     | Power good indication  |
| enable     | Out       | 1     | Enable signal.<br>The <i>enable</i> should be asserted 300ns after <i>power_good</i> signal is asserted and stable |



The Implementation should include:

- (5 points)** Block Diagram of the *power\_on* module
- (10 points)** SystemVerilog code (*power\_on.sv*)
- (15 points)** Testbench (*power\_on\_tb.sv*) that
  - Print a message with the delay between the 2 signals
  - Print error message if the *enable* rise less than 300ns after the *power\_good* rising - based this checker on “**fork-join**” construct.

Fail



4. **(50 points)** Binary GCD Algorithm

Implement the Euclidean algorithm “Greatest Common Divisor” (GCD) according to the following spec:

| Pin name | Direction | Description   |
|----------|-----------|---|
| clk      | In        | 100MHz clock  |
| resetb   | In        | Asynchronous active low reset   |
| u[7:0]   | In        | Unsigned, greater than 0 number   |
| v[7:0]   | In        | Unsigned, greater than 0 number   |
| ld       | In        | 1 cycle pulse which tells that new u and v are ready and stable<br><br>Assumption: time between 2 load pulses is long enough. New load will come only after previous calculation was finished.                            |
| res[7:0] | out       | gcd(u,v) - Great Common Divisor of u and v.<br><br>for example: if u = 36 and v = 24<br>res = 12 (after certain amount of cycles. there is no constraint on calculation speed)<br><br>During the GCD calculation res = 0. |
| done     | out       | Indicate that the result at res[7:0] is valid (active high until the next load operation)   |

### The GCD algorithm:

While (  $u \neq v$  ) :

- a) If both,  $u$  and  $v$ , are even:  $\text{gcd}(u,v) = 2 * \text{gcd}(u/2, v/2)$
- b) If only  $u$  is even:  $\text{gcd}(u,v) = \text{gcd}(u/2, v)$   
If only  $v$  is even:  $\text{gcd}(u,v) = \text{gcd}(u, v/2)$
- c) If both,  $u$  and  $v$ , are odd:
  - if ( $u > v$ )  $\text{gcd}(u,v) = \text{gcd}(u-v, v)$
  - if ( $v > u$ )  $\text{gcd}(u,v) = \text{gcd}(u, v-u)$

The GCD result is  $u * 2^n$

while  $n$  is the number of times that both  $u$  and  $v$  were even (case a.)

The Implementation should include:

- a) **(10 points)** Block Diagram of the GCD module
- b) **(30 points)** SystemVerilog code (**gcd.sv**)
- c) **(10 points)** A testbench (**gcd\_tb.sv**) with a random test that is repeated 100 times. The test should display a message like: GCD (24,36) = 12 and response with error message if needed. For the golden model, implement a function that calculates the expected results using the regular Euclidean algorithm.