


- Ideally off, $V_{th} = |V_{tp}| = \frac{V_{dd}}{2} \Rightarrow N_{MOS} =$
- $V_o < V_{OL}$ or $V_o > V_{OH}$ ✓ good
 $V_{D2} < V_o < V_{DH}$ ✗ Bad
- We need RL load for gain
 Re load for performance with
- Tut - 1 (14/8/25)

① List the VLSI industry tech nodes below $1 \mu\text{m}$ following I.T.R.s:

Soln: International Tech Roadmap for semiconductor

$\text{area} \rightarrow A_{\text{new node}} = \frac{A_{\text{prev node}}}{2}$



$L = \text{Effective channel length}$

$$L_{\text{new node}} = \frac{L_{\text{old node}}}{2} = 0.7 L_{\text{old}}$$

n^+

(7) $130 \times 0.7 = 91 \text{ nm} \rightarrow "90 \text{ nm}" \rightarrow \text{Intel P4} \rightarrow \text{first nano-electric device}$

(8) $90 \times 0.7 = 63 \text{ nm} \rightarrow "65 \text{ nm}" \rightarrow \text{Qualcomm SD}$

(9) $65 \times 0.7 = 45.5 \text{ nm} \rightarrow "45 \text{ nm}" \rightarrow \text{Intel i7}$

(10) $45 \times 0.7 = 31.5 \text{ nm} \rightarrow "32 \text{ nm}"$

(11) $32 \times 0.7 = 22.4 \text{ nm} \approx "22 \text{ nm}"$

Beyond 22nm, no more MOSFETs.
Now FinFETs below 22nm

(12) $22 \times 0.7 = 15.4 \text{ nm} \rightarrow "16 \text{ nm or } 14 \text{ nm}"$

Apple A9

(13) $14 \times 0.7 \approx 9.8 \text{ nm}$
 $4/0 \text{ nm}$

intel i9 (Tiger Lake Pro)

(14) $10 \times 0.7 = 7 \text{ nm}$

"7nm" → Apple A12
Bionic

(15) $7 \times 0.7 \approx 4.9 \text{ nm}$

4.5nm (Apple M1)

(16) $5 \times 0.7 = 3.5 \text{ nm}$

"3nm" → Apple A12/M1 → iPhone 15 Pro
Pro

(Current
Tech)

(Q2) Find resistance of NMOS trans. if $V_{DS} = 1.8V$,

$V_{GS} = 1.2V$, $V_{BS} = -1V$. Assume $\frac{W}{L} = 10$, $V_T = 0.45V$,

body effect $\Rightarrow \delta = 0.4$, $\mu n C_{ox} = 300 \mu\text{A}/\text{V}^2$


Fermi pot. of Si substrate is $|q_F| = 0.3V$

A: $V_{sb} = V_s - V_b = 0$

$V_{sb} = V_0$

$$V_t = V_{sb} + r \left(\sqrt{2q_f + V_{sb}} - \sqrt{2q_f} \right)$$

$$= 0.45 + 0.4 \left(\sqrt{2 \times 0.3 + 1} - \sqrt{2 \times 0.3} \right) \Rightarrow \text{NMOS is most to pass on}$$



\Rightarrow NMOS is most to pass on
"strong" signal



$$V_o("1") = 1 - 0.65 \approx 0.35V \text{ less than } \frac{V_{dd}}{2} \text{ so NM useless}$$


$$R_{on} = \frac{1}{\beta R_o} = \frac{V_{ds}}{I_d} \Rightarrow \text{passes } V_o^M$$

$$I_d = \beta \left(V_{ov} - \frac{V_{D1}}{2} \right) V_{DS}$$

$$R_{on} = \frac{1}{(\beta R_o)(1 + (1.2 - 0.646))} \approx 601.68 \Omega$$

- (Q3) For NMOS transistors with $R_{on} = 600 \Omega$, $R_L = 6k\Omega$. Find o/p voltage when input is high ($V_{DD} = 5V$). Comment on values R_L

A: $R_{on} \rightarrow$ transistor behaves like linear resistor



$$V_D = \frac{R_{on}}{R_{on} + R_L} V_{DD}$$

$$\geq 0.6 \cdot 5$$

$$\frac{0.6 \cdot 5}{0.6 + 6}$$

$$> 0.45V$$


$$(1 + \frac{V_{DD}}{R_{on}}) \frac{V_{DD}}{R_{on} + R_L} = R_L \frac{V_{DD}}{R_L} = I_L$$

$$\frac{V_{DD}}{2}$$

We don't want gain to depend on $R_L \Rightarrow$ we increase R_{on}

- (Q4) (a) Freq. of Vout of oscillator circuit, given propagation delay $t_p = 30ns$.

(b) what will be f_2 if we add another inverter.



Ans:

odd no. of inverter \Rightarrow toggle

even no. of \Rightarrow remain same \Rightarrow memory.

$$(b) f = 0,$$

$$(a)$$

$$f = \frac{1}{5 \cdot 2 \cdot 3 \cdot 0.1 \cdot 10^{-9}} \approx 100 MHz$$



Q2:

$$\frac{N_{MOS}}{K_n} = 115 \mu A/V^2, V_{TN0} = 0.43V, \lambda_N = 0.06/V, \frac{W}{L} = 1, k_p' = 20 \mu A/V^2, V_{TP0} = -0.4V, \lambda_P = -0.1/V, \frac{W}{L} = 1$$

$$(a) V_{DS} = V_{DS} = 2.5V \Rightarrow \text{Deep Sat.} (V_D > V_S)$$

$$I_D = \frac{1}{2} \times V_{DS}^2 (1 + \lambda V_{DS}) \\ = \frac{115}{2} \times 1 \times (2.5 - 0.43)^2 (1 + 0.06 \times 2.5)$$

$$= 283.3 \mu A$$

Ans

$$V_{DS} = 2.05V, V_{SP} = 1.25V$$

$$V_{ON} = 0.5 - 0.4 = 0.1V$$

MP = Deep Sat.

$$I_D = \beta_D \sqrt{V_{DS}} (1 + |\lambda| V_{SP})$$

$$= \frac{30}{2} \times 1 \times (0.1)^2 (1 + 0.1 \times 1.25)$$

$$= 0.19 \mu A$$

Ans

Ans: Deep Saturation



Scanned with OKEN Scanner