

→ Ideally $V_{tn} = |V_{tp}| = \frac{V_{dd}}{2} \Rightarrow NMH =$

→ $V_o < V_{OL}$ or $V_o > V_{OH}$ ✓ Good

$V_{OL} < V_o < V_{OH}$ ✗ Bad

→ We need R_L load for gain
 R_E load for performance with


Tut-1 (14/8/25)

① List the VLSI industry tech nodes below $1 \mu m$ following I.T.R.S.:

Soln:

International Tech Roadmap for semiconductor

area $\rightarrow A_{new\ node} = \frac{A_{prev\ node}}{2}$



L = Effective channel length

$L_{new\ node} = \frac{L_{old\ node}}{\sqrt{2}} = 0.7 L_{old\ node}$

① $1000 \times 0.7 = 700\ nm$
 \downarrow
 $\sim 1\ \mu m$ $\sim 0.7\ \mu m$

② $700 \times 0.7 = 490\ nm$
 called $\sim 0.5\ \mu m$

③ $500 \times 0.7 = 350\ nm$
 $\sim (0.35\ \mu m)$
 $V_{dd} = 5V$

④ $350 \times 0.7 = 245\ nm$
 $\sim 0.25\ \mu m$
 $V_{dd} = 2.5V$

⑤ $250 \times 0.7 = 175\ nm$
 $\sim 180\ nm$
 Intel Pentium III

⑥ $180 \times 0.7 = 126\ nm$
 $\sim 0.13\ \mu m$

(7) $130 \times 0.7 = 91 \text{ nm}$
 $\rightarrow 90 \text{ nm}$

Intel P4 - first nano-electronic device

(8) $90 \times 0.7 = 63 \text{ nm} \rightarrow 60 \text{ nm}$ → Qualcomm SD

(9) $65 \times 0.7 = 45.4 \text{ nm} \rightarrow 45 \text{ nm}$ → Intel i7

(10) $45 \times 0.7 = 31.5 \text{ nm} \rightarrow 32 \text{ nm}$

(11) $32 \times 0.7 = 22.4 \text{ nm} \approx 22 \text{ nm}$
 Beyond 22nm, no more MOSFETs.
 → Now FinFETs below 22nm

(12) $22 \times 0.7 = 15.4 \text{ nm}$
 $\rightarrow 16 \text{ nm or } 14 \text{ nm}$

Apple A9

(13) $14 \times 0.7 = 9.8 \text{ nm}$
 $\rightarrow 10 \text{ nm}$

Intel i9 (Tiger Lake Pro)

(14) $10 \times 0.7 = 7 \text{ nm}$
 $\rightarrow 7 \text{ nm}$ → Apple A12 Bionic

(15) $7 \times 0.7 = 4.9 \text{ nm}$
 $\rightarrow 5 \text{ nm}$ (Apple M1)

(16) $5 \times 0.7 = 3.5 \text{ nm}$
 $\rightarrow 3 \text{ nm}$ → Apple A17/M4 → iPhone 15 Pro (Current Tech)


Q2 Find resistance of NMOS trans. if $V_{DS} = 1.8 \text{ V}$,
 $V_{GS} = 1.2 \text{ V}$, $V_{BS} = -1 \text{ V}$. Assume $\frac{W}{L} = 10$, $V_T = 0.45 \text{ V}$,
 body effect $\gamma = 0.4$, $\mu_n C_{ox} = 300 \mu\text{A/V}^2$.
 Fermi pot. of Si substrate is $|q\phi_F| = 0.3 \text{ V}$

A: $V_{sb} = V_s - V_b = 0$

$V_{sb} = V_0$

$V_t = V_{t0} + \gamma (\sqrt{2\phi_F + V_{sb}} - \sqrt{2\phi_F})$

$= 0.45 + 0.4 (\sqrt{2 \times 0.3 + 1} - \sqrt{2 \times 0.3})$
 $= 0.646 \text{ V}$
 → NMOS is weak to pass on "strong" signal



$V_o (1.1) = 1 - 0.65 = 0.35V$ less than $\frac{V_{dd}}{2}$ so NM useless -

passes 40 M.

$$R_{on} = \frac{1}{\beta V_{ov}} = \frac{V_{ds}}{I_d}$$


$$I_d = \beta \left(V_{ov} - \frac{V_{D1}}{2} \right) V_{D1}$$

$$R_{on} = \frac{1}{30 \mu A/V^2 (1.2 - 0.646)} = 601.68 \Omega$$

(Q3)

For NMOS trans with $R_{on} = 600 \Omega$, $R_L = 6k \Omega$.
Find V_o voltage when input is high ($V_{DD} = 5V$).
Comment on values R_L


A: $R_{on} \rightarrow$ transistor behaves like linear resistor



$$V_o = \frac{R_{on}}{R_{on} + R_L} V_{DD}$$

$$= \frac{0.6}{0.6 + 6} \cdot 5$$


$$= 0.45V$$



we don't want gain to depend on $R_L \Rightarrow$ we increase R_{on}

(Q4) (a) Freq. of V_{out} of oscillator circuit, given propagation delay $t_p = 30ns$.

(b) What will be f_2 if we add another inverter.




Ans:

add no. of inverter \Rightarrow toggle

even no of \Rightarrow remain same \Rightarrow memory.

(b) $f = 0$.

(a)



$$f = \frac{1}{5 \cdot 2 \cdot 30 \cdot 10^{-9}}$$

0.01 MHz

Q6:

NMOS

$$K_n' = 115 \mu A/V^2, V_{TN0} = 0.43V, \lambda_n = 0.06/V, \frac{W}{L} = 1$$
$$K_p' = 30 \mu A/V^2, V_{TP0} = -0.4V, \lambda_p = -0.1/V, \frac{W}{L} = 1$$

(a) $V_{gs} = V_{ds} = 2.5V \rightarrow$ Deep sat.

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{ov}^2 (1 + \lambda V_{DS})$$

$$= \frac{115 \mu A}{2} \times 1 \times (2.5 - 0.43)^2 (1 + 0.06 \times 2.5)$$

$$= \frac{283.3 \mu A}{2}$$

PMOS

$$V_{ig} = 0.5V, V_{sp} = 1.25V$$

$$V_{ov} = 0.5 - 0.4 = 0.1V$$

$M_p =$ Deep sat.

$$I_s = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} V_{ov}^2 (1 + |\lambda| V_{sp})$$

$$= \frac{30 \mu A}{2} \times 1 \times (0.1)^2 (1 + 0.1 (1.25))$$

$$= 0.18 \mu A$$