


① Derive exp. for (a) rise time, (b) fall time, (c) propagation delay using transient analysis of basic RC networks, where the nFETs & pFETs are approx. as linear resistors with resistances $R_n = \frac{1}{B_n V_{DD}}$ & $R_p = \frac{1}{B_p V_{DD}}$. ~~At this~~

Derive exp. using both diff. eqns and LT formulations.

A:

(a)



$$T_p = R_p C_o$$

$$\frac{V_{DD} - V_o}{R_p} = + C_o \frac{dV_o}{dt}$$

$$\left(1 - \frac{V_o}{V_{DD}} \right) = - \frac{1}{R_p C_o} t$$

$$V_o(t) = V_{DD} \left(1 - e^{-\frac{t}{T_p}} \right)$$

$$V_o'(t) + \theta(t) e^{\frac{t}{T_p}}$$

$$\frac{V_{DD}}{s} - V_o(s) = + R_p C_o \left[s V_o(s) - V_o(t=0) \right]$$

$$\frac{V_{DD}}{s} = V_o(s) \left[1 + s R_p C_o \right]$$

$$\int_0^{\frac{V_{DD}}{s}} \frac{dV_o}{V_o - V_{DD}} = - \frac{1}{R_p C_o} \int_0^t dt \ln \left(\frac{V_o - V_{DD}}{V_{DD}} \right) = - \frac{t}{R_p C_o}$$

Operational calc.

$$V_o(s) = \frac{V_{DD}}{s + \frac{1}{R_p C_o}}$$

$$V_o(t) = V_{DD} \left(1 - e^{-\frac{t}{T_p}} \right)$$


$$\frac{V_{DD}}{s} = V_o(s) \left[1 + s R_p C_o \right]$$

$$V_o(s) = V_{DD} \left(\frac{1}{s} + \frac{1}{s + \frac{1}{R_p C_o}} \right)$$

$$2sV_o(s) + V_o(s) = [s + \frac{1}{R_p C_o}] V_{DD}$$

$$P(j\omega) = \int_0^\infty f(t) e^{-j\omega t} dt$$

$$L(s) = \int_0^\infty f(t) e^{-st} dt \quad s = \sigma + j\omega$$




To decrease amplitude, multiply it with $e^{-\sigma t}$. It dies down.
We use σ & not $j\omega$ cause $-j\omega$ means lead & $+j\omega$ means lag
(damping factor)

$$L(s) = \int_0^\infty f(t) e^{-(\sigma + j\omega)t} dt$$

$$j\omega$$

$$f_{max} = \frac{1}{t_s + t_f}$$



$\sigma_2 > 0$ or $A_{V_o} = -1$

region of stability

If σ is very high, t_s & t_f are very high & f_{max} becomes very low.

(b) $V_o(t) = V_{dd} e^{-t/R_n C_o}$ (pull down up to)



$$V_o(t) = V_{dd} e^{-t/R_n C_o}$$

$$\frac{V_o}{R_n} = -C_o \frac{dV_o}{dt}$$

$$\Rightarrow V_o(s) = -R_n C_o \left[s V_o(s) - V_o(t=0) \right]$$

$$= -R_n C_o \left[s V_o(s) - V_{dd} \right]$$

$$\Rightarrow V_o(s) [1 + s R_n C_o] = R_n C_o V_{dd}$$

$$\Rightarrow V_o(s) = \frac{V_{dd}}{s + \frac{1}{R_n C_o}} \Rightarrow V_o(t) = V_{dd} e^{-t/R_n C_o}$$

~~For a 90% fall time~~

$$0.9 V_{dd} = V_{dd} e^{-t_1/R_n C_o}$$

$$0.1 V_{dd} = V_{dd} e^{-t_2/R_n C_o}$$

$$q = e^{(t_2 - t_1)/R_n C_o}$$

$$-t_f = t_2 - t_1 = R_n C_o \ln q$$

For propagation delay take 0.5 & 0.1.

$$0.5 V_{dd} = V_{dd} e^{-t_1/R_n C_o}$$

$$0.1 V_{dd} = V_{dd} e^{-t_2/R_n C_o}$$

$$s = e^{(t_2 - t_1)/R_n C_o}$$


$$t_p = t_2 - t_1 = R_n C_o \ln s$$

Q2:

The transistors in the static CMOS inverter can be modeled as constant linear resistors (when turned on). $V_{DD} = 2.5V$, $C_L = 25\text{pF}$. As usual, assume input signal has a very steep slope and is stable before the out starts to switch.

- (a) For a $1 \rightarrow 0$ transition at the output, determine the transistor resistances that will result in a 10% \rightarrow 90% of V_{DD} transition of the output within 5ns.

- (b) Draw rough sketch of current drawn from the power supply as a function of time during this low-to-high transition & derive the appropriate eqns. that describe the behavior.



$$A_1: V_{DD} = 2 \cdot 5V, C_L = 25 \text{ pF}$$

(a) $t_R = t_p (\ln 9)$


$$5V = R_p \cdot 25 \text{ pF} \cdot t_R$$

$$\Rightarrow R_p = \frac{90.91}{2}$$


(b) $V_o(t) = V_{dd} (1 - e^{-t/R_p})$


$$I_o(t) = \frac{V_{dd} - V_o}{R_p C_L} = \frac{V_{dd}}{R_p C_L} e^{-t/R_p} = \frac{2.5V}{90.91} e^{-t/(5V/2.2)}$$

$$= 27.49 e^{-t/(2.27 \text{ ns})}$$



- (Q3) In the adjoining static CMOS inverter, assume $V_{DD} \approx V_{DD} = 5V$, $\mu_N C_{ox} = 500 \mu\text{A}/\text{V}^2$, $\mu_P C_{ox} = 200 \mu\text{A}/\text{V}^2$, $V_{TN} = -V_{TP} = 1V$. If P is varied within the range $0 \leq V_{IN} \leq 3.5V$. Compute the value of V_{OL} .





@(V_{IH}, V_{OL}), Min lin., μ_A sat.

$$f_n \left(V_{OL} - \frac{V_{dsn}}{2} \right) V_{OL}$$

$$= \frac{\beta_p}{2} V_{OL}^2$$

$$\beta_n \left(V_{IH} - V_{thn} + \frac{V_{OL}}{2} \right) V_{OL}$$

$$= \frac{\beta_p}{2} (V_{DD} - V_{IH} - V_{thp})^2$$

Sub values -

$$500 \mu A \times \left(3.5 - 1 - \frac{V_{OL}}{2} \right) V_{OL} = 200 \mu A \times (5 - 3.5 - 1)^2$$

$$\Rightarrow D = \frac{V_{OL}^2}{2} - 2.5 V_{OL} + 0.0125$$

$$\Rightarrow V_{OL} = \begin{cases} 4.99 V \\ 5 mV \end{cases} \rightarrow \text{supposed to be very close to } 0.$$

Next part

- (Q4) Design (a) NOR₂ gate and (b) NAND₃ gate with rise & fall times same as the symmetrical static CMOS inverter at the same tech node with min delay

Take $\mu_N = 2\mu_P$.

All(a) $\overbrace{\text{NOR}}$

$$\beta_p = \beta_n \rightarrow \mu_p C_{ox} \left(\frac{W_p}{L} \right) = \mu_n C_{ox} \left(\frac{W_n}{L} \right)$$

$$C_p = C_n$$

$$R_p C_o = R_n C_o$$

$$\frac{1}{\beta_p V_{dd}} = \frac{1}{\beta_n V_{dd}}$$


$$\frac{1}{\beta_p V_{dd}} = \frac{1}{\beta_n V_{dd}} = 2 W_n$$

$$t_{tr} = 2.2 T_p$$

~~$$t_{tr} - t_f = 2.2 T_n$$~~

(b)

NAND $\gamma = A \cdot B =$ series -



$$\frac{2}{\beta_n V_{dd}} = \frac{1}{\beta_n V_{dd}}$$

$$W_n' = 2 W_n \Rightarrow 2 \beta_n' = 2 \beta_n$$

$$W_n' = 2 W_n$$

$$\frac{2}{\mu_n C_{ox} W_n'} = \frac{1}{\mu_n C_{ox} W_n}$$

$$\Rightarrow W_n' = 2 W_n$$

$$\beta_p' = \beta_p$$

$$\beta_p' = \beta_p$$

$$\mu_p(W_p') = \mu_p(W_p)$$