

Analog & Digital VLSI Design

EEE/INSTR F313

Dept. of Electrical & Electronics Engineering (EEE)

Birla Institute of Technology & Science (BITS) Pilani


Hyderabad Campus

Problem 01

In a certain circuit with $C_{OUT}=1$ pF, $R_N=R_P=100$ k Ω , the maximum voltage level that is registered as logic "0" is 25% of the power supply V_{DD} , while the minimum voltage level that is registered as logic "1" is 85% V_{DD} . (a) What is the rise time t_R ? (b) What is the fall time t_F ? (c) What is the maximum operating frequency f_{MAX} of the circuit?


Problem 02

In the combinational logic block of the adjoining circuit, each of the inverters and the buffer have the same time constant $\tau=0.1\ \mu\text{s}$, and the identical flip-flops FF_1 and FF_2 have the same clock-to-Q delay $t_{\phi 2Q}=6\ \text{ns}$, setup and hold times $t_s=2\ \text{ns}$ & $t_H=3\ \text{ns}$. (a) What is the propagation delay t_p of the combinational logic block? (b) What is the maximum delay in the data path $t_D(\text{max})$? (c) What is the minimum delay in the clock path $t_{\phi}(\text{min})$? (d) What is the maximum operating frequency $f_{\phi}(\text{max})$ for the overall front-end system that will ensure no setup violations at all?




Problem 03

Consider a 3-input NOR₃ gate with transistors having $\tau=0.1\ \mu\text{s}$, $\beta=1\ \mu\text{A}/\text{V}^2$, $f=1\ \text{GHz}$, $V_{\text{DD}}=1\ \text{V}$, $V_{\text{T}}=0.35\ \text{V}$. (a) What is the switching activity α of the gate? (b) What is the risetime of the gate t_{R} ? (c) What is the switching power P_{SW} while driving a 1 pF load and the (d) short circuit power P_{SC} dissipation of the gate?



Problem 04

The dimensions in the adjoining NMOSFET layout are in μm . Calculate the net terminal capacitances in fF.
Given: $L_{\text{OV}}=50\text{ nm}$, $C_{\text{OX}}=2.7\text{ fF}/\mu\text{m}^2$, $C_{\text{J}}=0.86\text{ fF}/\mu\text{m}^2$, $C_{\text{JSW}}=0.24\text{ fF}/\mu\text{m}$ from the technology library.



Problem 05

Draw a stick diagram layout for a typical NOR_3 gate implemented in static CMOS technology.