



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

Innovate

achieve

lead



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 22: *Flipflops*

Tue, 26 Oct 2021

BITS Pilani

Hyderabad Campus


Dr. R. N. Ponnalagu, EEE

*Our greatest weakness is giving up.
The most certain way to succeed
is always to try just one more time*

- Thomas. A. Edison

Latches - SR, D, JK and T modified

Symbol




Characteristic equation $Q_{t+1} = S + \bar{R}Q_t$

Provided SR = 0

I.P.S		P.S		N.S	
S	R	Q_t	Q_{t+1}		
1	0	0	→ 0	} NC	
0	0	1	→ 1		
0	1	0	→ 0	} Reset	
0	1	1	→ 0		
1	0	0	→ 1	} set	
1	0	1	→ 1		
1	1	0	X	} Indeterminate avoided	
1	1	1	X		

$$Q_{t+1} = D$$

D	Q_t	Q_{t+1}
0	0	→ 0
0	1	→ 0
1	0	→ 1
1	1	→ 1



$$Q_{t+1} = J\bar{Q}_t + \bar{K}Q_t$$

$$Q_{t+1} = T\bar{Q}_t + TQ_t$$

Clock

J	K	Q_t	Q_{t+1}	
0	0	0	0	} NC
0	0	1	1	
0	1	0	0	} reset
0	1	1	0	
1	0	0	1	} set
1	0	1	1	
1	1	0	→ 1	} toggle
1	1	1	→ 0	


P.S

T	Q_t	Q_{t+1}
0	0	0
0	1	1
1	0	1
1	1	0



} NC

} toggle

Sequential Circuit



latches
(or) FFs
latch (or) FF



Latches are level sensitive, state transitions of latches start as soon as clock appears

As the **output is connected to input of latches** through combinational circuit

If **input changes** while the clock is still '1', the latches respond and **give new o/p**
when clock = 1

Latches are "transparent" (any change on the inputs is seen at the outputs immediately).
This causes synchronization problems!


set of **latches** connected
o/p of one latch is connected to another as i/p
all latches are connected through common clock
when i/p changes state of latch will change

Unpredictable Behaviour —


Solution: Use latches to create flip-flops that can Respond ONLY on SPECIFIC times →

Sequential Circuits

Latch – Responds to change in level of clock pulse



The key to the proper operation of a flip flop is to trigger it only during signal transition.



Two ~~ways~~ ^{ways} to build a flip flop

Special configuration of two latches to isolate the output of flip-flop

Gate based design which triggers only during signal transition of clock and is disabled during rest of clock pulse

external circuit

Latch \Rightarrow \textcircled{ff} \Rightarrow


State change will occur
only during clock transition

how can we modify



2 latches \Rightarrow o/p of the latch

Master Slave Configuration

⇒ 2 latches + inverter




What happens when CLK is logic 1 **Master enabled and slave disabled**
Slave maintains the output



+ve edge triggered

Master Slave Flip-flop



Edge Triggered D Flip-Flops

Master Slave Flip-flop

