BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS DIGITAL DESIGN LABORATORY (Session 2021-22)

Workbook

Experiment -6

Full Name of the Student: Shyam N V

Complete ID of the student: 2020A7PS2081H

Title of Experiment: Dataflow Modelling Implementation of 4-Bit Adder & BCD


Adder in Xilinx ISE

Problem 1:


Implement the 4-bit Adder circuit using Xilinx ISE

(Provide proper snapshots and Show the graphical output)


Code:



Test Bench:



Graph:




Problem 2:


Implement BCD Adder using 4-bit Adder in Xilinx ISE

(Provide proper snapshots and show the graphical output)


Code:



Test Bench:



Graph:




Problem 3:


Implement 4-bit BCD Adder-Subtractor in Xilinx ISE


(Provide proper snapshots and show the graphical output)

Code:



Test Bench:





Graph:

