



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

Innovate

achieve

lead



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 34: ASM_3

Sat, 04 Dec 2021

BITS Pilani

Hyderabad Campus

Dr. R. N. Ponnalagu, EEE

Mistakes

Easy to judge when others do it

Difficult to realize when we do it.

Never Lose Heart

Remember

*The best view comes
after the hardest climb*

BINARY MULTIPLIER

To Multiply two unsigned binary numbers.

Sequential Multiplier

Uses One adder and a shift register.

Less hardware but takes more clock cycles to complete the operation


The process consists of successively adding and shifting copies of the multiplicand.

The product obtained from the multiplication of two binary numbers of n bits each can have up to $2n$ bits.


multiply the two binary numbers 10111 and 10011:



23	10111	multiplican
19	<u>10011</u>	multiplier
	10111	
	10111	
	00000	
	00000	
	10111	
437	110110101	product

Block diagram of Sequential Multiplier



Register configuration of the data path unit






- Multiplicand in Register B
- Multiplier in register Q
- Partial product formed in register A and stored in A and Q
- Parallel adder adds the contents of register B to A
- C Flip-flop stores the carry resulting from addition
- Counter P initially set to hold a binary number equal to the number of bits in the multiplier
- Counter P is decremented after formation of each partial product
- When Counter is zero, the product is formed in the double register A and Q and the process stops

- Initial state S-idle until start signal (external input) is 1.
- After Ready signal from controller Machine starts to perform multiplication.
- Sum of A and B forms the 'n' most significant bits of the partial product which is transferred to A from parallel adder
- Output carry after addition (whether a 0 or 1) is transferred to C flip-flop C A 0 →
- The partial formed in register A and stored in A and Q are shifted to right
- LSB of A is shifted to MSB of Q, carry C is shifted into MSB of A and a 0 is shifted into C FF
- After shifting right, one bit of the partial product is transferred into Q while the multiplier bits in Q are shifted one position right
- LSB of register Q, Q[0] holds the bit of the multiplier that must be inspected next
- Control logic determines whether to add or not on the basis of Q[0]
- Q[0] from multiplier register & Zero signal from the counter P are status signals for control unit
- Based on Start, Q[0] and Zero signal controller generates five output control signals, Ready, Load_regs, Add_regs, Shift_regs, Decr_P

- Based on Start, Q[0] and Zero signal controller generates five output control signals, Ready, Load_regs, Add_regs, Shift_regs, Decr_P

ASM Chart



when clock is available
Control transfers to
s_add
register A & FF C
are cleared

Numerical Example For Binary Multiplier

Multiplicand $B = 10111_2 = 17_H = 23_{10}$

Multiplier in Q

$Q_0 = 1$; add B

First partial product

Shift right CAQ

$Q_0 = 1$; add B

Second partial product

Shift right CAQ

$Q_0 = 0$; shift right CAQ

$Q_0 = 0$; shift right CAQ

$Q_0 = 1$; add B

Fifth partial product


Shift right CAQ

Final product in $AQ = 0110110101_2 = 1b5_H$

Multiplier $Q = 10011_2 = 13_H = 19_{10}$

C	A	Q	P
0	00000	10011	101
0	10111		
0	01011	11001	100
0	10111		
1	00010		011
0	10001	01100	
0	01000	10110	010
0	00100	01011	001
	10111		
0	11011		
0	01101	10101	000

has gone



3 states
start
zero
 $Q[0]$

State assignment
Binary
Gray code
one-hot assignment

	Binary	Gray	one-hot
S_idle	00	00	001
S_add	01	01	010
S_shift	10	11	100
	2 FFS	2 FFS	3 FFS

specialized methods for control logic design

3 bits
3 states 3 FFS

12 states 12 bits
4 FFS 12 FFS

2 methods


- 1) sequence register & a decoder
- 2) one ffs per state \Rightarrow one hot assignment

Sequence register & decoder

ASMchart 3 states 3i/p/s

Binary state assignment 00, 01, 10

2 FFs for the register and 2 to 4 line decoder




next state $G_1 = D_{G_1}$
 when present state is 01 \rightarrow s_add
 $D_{G_1} = T_1$
 2 FFs for register

Next state $G_0 = S_{D_{G_0}}$
 $D_{G_0} = S_idle \& Start + S_shift \& Zero = 0$
 $= T_0 Start + T_2 Zero$
 D type FF
 moose type

State Table for Control Circuit

	Present State		Inputs			Next State						
Present-State Symbol	G_1	G_0	Start	$Q[0]$	Zero	G_1	G_0	Ready	Load_regs	Decr_P	Add_regs	Shift_regs
S_idle	0	0	0	X	X	0	0	1	0	0	0	0
S_idle	0	0	1	X	X	0	1	1	1	0	0	0
S_add	0	1	X	0	X	1	0	0	0	1	0	0
S_add	0	1	X	1	X	1	0	0	0	1	1	0
S_shift	1	0	X	X	0	0	1	0	0	0	0	1
S_shift	1	0	X	X	1	0	0	0	0	0	0	1

Ready = 1
 when state is S_idle




State Table for Control Circuit


Present-State Symbol	Present State		Inputs			Next State		Ready	Load_regs	Decr_P	Add_regs	Shift_regs
	G ₁	G ₀	Start	Q[0]	Zero	G ₁	G ₀					
S_idle	0	0	0	X	X	0	0	1	0	0	0	0
S_idle	0	0	1	X	X	0	1	1	1	0	0	0
S_add	0	1	X	0	X	1	0	0	0	1	0	0
S_add	0	1	X	1	X	1	0	0	0	1	1	0
S_shift	1	0	X	X	0	0	1	0	0	0	0	1
S_shift	1	0	X	X	1	0	0	0	0	0	0	1

$Dh_0 = S_idle \text{ Start} + S_shift \overline{\text{Zero}}$
 $= T_0 \text{ start} + T_2 \overline{\text{Zero}}$

Load_regs = state \rightarrow S_idle
 ilp \rightarrow start
 $\text{Load_regs} = T_0 \text{ start}$
Add_regs = state S_add & Q[0] = 1
 $\text{Add_regs} = T_1 Q[0]$

$\text{Ready} = T_0$
 $\text{Decr_P} = T_1$
 $\text{Shift_regs} = T_2$
 $Dh_1 = T_1$





one hot design

just by seeing
state dgm we can
design the controller
in case of one hot design

one FF / state

3 FFs

↓

3 DFFs

~~Q~~ o/p's

S_idle

001

h_0 h_1 & h_2

S_add
010


S_shift
100

001
010
100

$$Dh_0 = 1 \quad ?$$

$$Dh_1 = 1$$

$$Dh_2 = 1$$



$$Dh_0 = G_0 \overline{Start} + G_2 \overline{Zero}$$

$$Dh_1 = G_0 Start + G_2 \overline{Zero}$$

$$Dh_2 = G_1$$

