



Hyderabad Campus

## CS/ECE/EEE/INSTR F215:Digital Design

Lecture 22: Flipflops

Tue, 26 Oct 2021

**Hyderabad Campus** 


Dr. R. N. Ponnalagu, EEE

Our greatest weakness is giving up.

The most certain way to succeed

is always to try just one more time

- Thomas. A. Edison



# Sequential Circuit Inputs Outputs Combinational Circuit Memory element Clocklatch (Or) FF Clock 0

D

0/

Latches are level sensitive, state transitions of latches start as soon as clock appears

As the output is connected to input of latches through combinational circuit

If input changes while the clock is still '1', the latches respond and give new p/p

Latches are "transparent" (any change on the inputs is seen at the outputs immediately).

This causes synchronization problems!

set of latches connected

one latch is cornected

one hat can be

latches connected

to another as ill

to another as ill

connected

through

connected


Unpredictable Behaviour –

Solution: Use latches to create flip-flops that can Respond ONLY on

**SPECIFIC** times

### Sequential Circuits

Latch – Responds to change in level of clock pulse



Special configuration of two latches to isolate the output of flip-flop

Gate based design which triggers only during signal transition of clock and is disabled


during rest of clock pulse

external cirhint

Latch 3 (ff) => State change will occur only during clock bounsition

how can we modify


2 latches => olp of the latch



What happens when CLK is logic 1 ve edge bisser Master enabled and slave disabled Slave maintains the output Y passed to Q CIR treelle Inggerad Slavenillact masteredge Triggered Clock is O If D changes If D changes Y will be affected and not Q Y remains unaffected and Q stable

10/25/2021


### Master Slave Flip-flop



10/25/2021

### Edge Triggered D Flip-Flops

#### Master Slave Flip-flop



10/25/2021