
Thank You





Field Programmable Gate Array (FPGA)

Typical FPGA consists of many small logic blocks interconnected by programmable routing resources.





Tabular Form Specification of interconnection

AND Inputs


Solution

Contd.:

Described.		6.60				
term	⋖	m	ပ	۵	3	Outputs
	-	7	c	I		$W = AB\overline{C}$
N	0	0	 1	0	<u> </u>	$+\overline{A} \overline{B} C \overline{D}$
3	İ	1	1	I	Î	
্য	, —	8¥ 87	38 39		3	X = A
Ю			-1		315 535	+BCD
9	38 98)	Ĭ	£	I	Î	
+	0	-	380 380		3	$Y = \overline{A}B$
80		161 381	(1)		35	<i>QD</i> +
6	63	0	193	0	<u></u>	+BD
10	1	16	\$0 30	3	30 111	M = Z
11	-		0	0		$+A\overline{CD}$
12	0	0	0	e re e		$+\overline{A}\overline{B}\overline{C}D$



3





Solution:

Use function simplification techniques to derive:

$$W = ABC' + A'B'CD'$$

$$X = A + BCD$$

$$= W + AC'D' + A'B'C'D$$



Example:

the following equations, using a PAL with 4 inputs, 4 Implement the combinational circuit described by outputs, and 3-wide AND-OR structure.

$$W(A,B,C,D) = \sum m(2,12,13)$$


$$X(A,B,C,D) = \sum m(7,8,9,10,11,12,13,14,15)$$

$$Y(A,B,C,D) = \sum m(0,2,3,4,5,6,7,8,10,11,15)$$

$$Z(A,B,C,D) = \sum m(1,2,8,12,13)$$

BITS-Pilani, Hyderahad Campus

PAL-based circuit implementation



$$W = AB'C + CD$$

$$X = A'BC' + A'CD + ACD' + BCD$$

$$Y = A'C'D + ACD + A'BD$$

PAL




- Similar to a PLA, but only has a programmable AND plane.
- The OR plane is fixed.
- Not as flexible as a PLA since only certain AND gates feed each OR gate, but has fewer things that need programming.

AND THE HOLD IN

PLA example

So we can implement these three functions using a 3 × 4 × 3 PLA.



V2 = $\Sigma m(1,2,3,4) = xy'z' + x'z + x'yz'$ V1 = $\Sigma m(2,6,7) = x'yz' + xy$ V0 = $\Sigma m(4,6,7) = xy'z' + xy$

AND PROPERTY OF THE PROPERTY O


PLA minimization

- But for a PLA, what we really want is to minimize the number of product terms in all of the functions.
- We could express V2, V1 and V0 with just four total products instead.

$$V2 = \Sigma m(1,2,3,4)$$

$$V1 = \Sigma m(2,6,7)$$

$$V0 = \Sigma m(4,6,7)$$



			100
	1		>
O	1		N
0	0	7	> ×
O	0		11
	×	-	>

200	0	·	
_	0	-	
	0	0	
	0	_	
		×	

$$V0 = xy'z' + xy$$


V2 = xy'z' + x'z + x'yz'

Regular K-map minimization


- The normal K-map approach is to minimize the number of product terms for each individual function.
- For our three sample functions, this would result in a total of six different product terms.


$$V2 = \Sigma m(1,2,3,4)$$

 $V1 = \Sigma m(2,6,7)$
 $V0 = \Sigma m(4,6,7)$










$$V0 = xz' + xy$$

V1 = yz' + xy



A blank $3 \times 4 \times 3$ PLA

- This is a 3 × 4 × 3 PLA (3 inputs, up to 4 product terms, and 3 outputs), ready to be programmed.
- The left part of this diagram replaces the decoder used in a ROM.
- Connections are made within the AND array to produce four arbitrary products.
- Those products are then summed in the OR array.





PLA

implementing functions expressed in SOP. It's a programmable device capable of

- Consists of input buffers and inverters followed by:
- Programmable AND plane, followed by
- ➤ Programmable OR plane.
- Can implement 'm' logic functions of 'n' variables.



Types of PLD

Programmable Read Only Memory (PROM)

Programmable Logic Array (PLA)

Programmable Array Logic (PAL)

Field Programmable Gate Arrays (**FPGAs**)

Digital Design

Lecture 18: Programmable Logic Devices

Contd..







Thank You

- ROM implementation is not efficient for inputs with many don't care conditions
- 'minterms', thus no circuit minimization is done It uses Decoders and generates all possible

The same example again


Here is an alternative presentation of the same 8×3 ROM, but with some simplified OR gates just to make the diagram neater.





Blue crosses (X) indicate connections between decoder outputs and OR gates. Empty intersections are not connected.

This is an 8×3 ROM since there are 8 decoder outputs and 3 OR gates.



RITS-Pilani Hyderahad Camnus


Boolean Function Implementation using ROM


$$V0 = \sum (4, 6, 7)$$

$$V1 = \sum (2, 6, 7)$$

$$V2 = \sum (1,2,3,4)$$

- Building circuits with decoders is so easy that programmable logic devices are often based around decoders.
- The diagram below shows a blank read-only memory, or ROM, device.
- It's just a decoder whose outputs may be sent to several OR gates.
- The connections between the decoder outputs and the OR gate inputs are "programmable," so different functions can be implemented.
- To program a ROM for some specific functions, you just have to make the right connections.





- Address: m bits; data: n bits
- ROM contains 2 word of M bit each
- The input bits decide the particular word that becomes available on output lines

ROM basics

- > A Memory Device in which permanent binary Information is stored
- > Used to implement combinational circuits or store binary information
- > ROM includes both decoders and OR gates within a single IC



Types of PLD

Programmable Read Only Memory (PROM)

Programmable Logic Array (PLA)


Programmable Array Logic (PAL)

Simple Programmable Logic Device (SPLD)

Complex Programmable Logic Device (CPLD)

Field Programmable Gate Arrays (**FPGAs**)

PLD basic Architecture



About PLDs

- Large circuit is designed on a single chip
- Can be programmed by the users as per their requirement
- Possible to implement a combinational or sequential circuit using the PLD
- Consist of array of AND, OR, NOT gates
- Any Boolean function can be represented by sum of the product (SOP)

form.

Digital Design

Lecture 17: Programable Logic Devices



Thank you

BITS-Pilani Hyderabad Campus

\circ	1101
\blacktriangleleft	0000

M = 01111

$$A \leftarrow A + M$$

$$A \leftarrow A$$

$$A \leftarrow A-M$$

Verify the operation of

 $(+7) \times (-3)$

Multiplicand M = 0111

Multiplier Q = 1101

O CO	First Cycle	Second	Third Cycle	Fourth Cycle	
Value	~ ∑	سلم	~ ∑	سلم	
Initial	$A \leftarrow A -$ Shift	Shift	$A \leftarrow A + Shift$	Shift	
M 0111	0111	0111	0111	0111	
Q-1 0	0 H	\leftarrow	Н О	0	
Q 0011	1001	0100	0100	0101	
A 0000	1001	1110	0101	0001	

	O O	First	Cycle	Secon Cycle	Third Cycle
	Initial Value	$A \leftarrow A - M$	Shift \$	Shift }	$A \leftarrow A + M $ Shift
М	0111	0111	0111	0111	0111
Q-1	0	0	\vdash		П О
ŏ	0011	0011	1001	0100	0100
¥	0000	1001	1100	1110	0101

A 0000	Q 0011	Q-1 0	M 0111	Initial Value	ω
1001	1001	0 1	0111	$A \leftarrow A - M$ Shift	First Cycle
1110	0100	्रम	0111	Shift (Secon(Cycle
0101	0100	Н	0111	$A \leftarrow A + M$	

1es	First Cycle	Second Cycle
Initial Value	$A \leftarrow A - M$ Shift	Shift
M 0111	0111	0111
Q-1 0	0 1	-
Q 0011	1001	0100
A 0000	1001	1110


	Initial Values	$A \leftarrow A - M$ First	Shift { Cycle
Σ	0111	0111	0111
Q-1	0	0	\vdash
O)	0011	0011	1001
Ą	0000	1001	1100

	Initial Values	$A \leftarrow A - M$
M	0111	0111
Q-1	0	0
ŏ	0011	0011
А	0000	1001

BITS-Pilani Hyderabad Campus

Booth's Algorithm

- 1. Multiplier and multiplicand are placed in Q and M registers.
- 2. A 1-bit register is placed to the right of the least significant bit (Q_0) and designated Q_{-1} .
- examined. If the bits are the same 3. Control logic scans the bits of the A,Q, and Q-1 registers are shifted multiplier one at a time; but a bit to the right 1 bit. If the two bits Addition is followed by a right added/subtracted depending on whether the bits are 0-1 or 1-0. (1-1 or 0-0) then all bits of the differ, then the multiplicand is and its bit to the right are arithmetic shift.



RITC_Dilani Hyderahad Camping

0/28/2021

➤ Booth re-coding Procedure working from LSB to MSB retain each 0 until a 1 is reached

> When a 1 is encountered insert 1 at that position and complement all the succeeding 1's until a 0 is encountered

> Replace that 0 with 1 and continue same

➤ while multiplying with 1; 2's compliment addition is nseq • Booth's algorithm called skipping over one's

String of 1's replaced by 0's

For example: 30 = 0011110

=32-2=0100000-0000010

In the coded form = 0100010

Multiplicand 'M' unchanged

The multiplier 'Q' to a re-coded value R

Each digit can assume a negative as well as positive and zero values

Signed Digit (SD) encoding

This Approach will not work if numbers are signed

ALTERNATIVE


BOOTH'S MULTIPLIER

Values	First Cycle	Second	Third	Fourth Cycle
Ę	~	~	~	~
Initial	Add Shift	Shift	Add Shift	Add Shift
M 1011	1011	1011	1011	1011
Q 1101	1101		T T T T T T T T T T T T T T T T T T T	
A 0000	1011	0010	1101	1000
U 0	0 0	0	0 0	0 ד

Initial Values	Add First Shift Cycle	Shift Cycle
M 1011	1011	1011
Q 1101	1101	
A 0000	1011	0010
U 0	0 0	0

Values	First Cycle
Initial	Add Shift
M 1011	1011
Q 1101	1101
A 0000	1011
υ o	00

	Initial Values
M	1011
Οĭ	1101
A	0000
U	0




1. Multiplier and multiplicand are loaded into registers Q and M.

2. A third register (A) is initially set to zero.

3. A one-bit C register (initialised to zero) holds carry bits.

Multiplication

- 1. The Digital system can keep a running product rather than summing at the end.
- 2. For each '1' in the multiplier we can apply an 'add' and a 'shift'.
- 3. For each '0' only a shift is needed.



Some general observations

- ➤ Multiplication involves the generation of partial products – one for each digit in the multiplier.
- Partial products are summed to produce the final product.
- > Partial products are simple to define for binary multiplication. If the digit in multiplier is 'one' the partial product is the multiplicand, otherwise the partial product is zero.
- products. Each successive partial product is The total product is the sum of the partial shifted one position to the left.
- The multiplication of two n-bit binary numbers results in a product of up to 2n bits in length.

 9/28/2021
 BITS-Pilani Hyderabad Campus

 $\begin{array}{r}
 1011 \\
 \hline
 1101 \\
 1011 \\
 1011 \\
 \hline
 1011 \\
 \hline
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 10001111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 100011111 \\
 1000111111 \\
 10001111111 \\
 1000111111 \\
 10001111111 \\
 10001111111 \\
 1000$


Digital Design

MULTIPLICATION ALGORITHMS Lecture No. 16


Thank You




74XX series ICs




Fri-state Buffer



Decoder




Xn M



Encoder

BITS-Pilani, Hyderabad Campus








Boolean Function implementation

1. F (X,Y,Z) = \sum (1, 3, 5, 6, 7) using 4:1 MUX and 2:1 MUX

2. F (A, B, C, D) = $\sum (1, 3, 4, 11, 12, 13, 14, 15)$ Using 8:1 MUX and 4:1 MUX

3. The logic function implemented by the circuit below is (Ground implies logic '0')



Efficient implementation: Even-parity function

Original truth table

П	- c	· -		1 3
ر	ے ا	· -	1 0	05 10
2	a c	0	-	Ñ.
4	¢ c		0	50 38

New truth table

$\mathbf{F}_{\mathbf{I}}$	C
В	0
A	0

	. 0
0	Z D X
- 0	2 1 2 8
05	

-	~	_		_		100	2000	
ı	3							
- 1	1553		T T		1		Ŧ	

10



Boolean Function implementation

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$

	F = Y ⊕ Z						F = Y	
ч	0	-	1	0	0	0	1	1
Z	0	1	0	1	0	1	0	1
\	0	0	1	1	0	0	1	1
×	0	0	0	0	П	1	1	1

		<u>느</u>
z.± Multiplexer		
z.z Multipl	0	
_		

L	L	
0	\Box	×
\downarrow	>	
> Z		




Boolean Function implementation

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$

	F = Z		i ii i		7 = 1		Р Н П	1	⊣ L
ш	0	1	1	0	0	0	T	1	
Z	0	1	0	1	0	1	Ь	1	
>	0	0	Н	1	0	0	\leftarrow	1	
×	0	0	0	0	1	1	Н	1	

4:1 Multiplexer







Boolean Function implementation using MUX,

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$

Ł	0	1	1	0	0	0	1	1
2	0	1	0	1	0	1	0	1
Y	0	0	1	1	0	0	1	1
×	0	0	0	0	1	1	1	1

	Ï	
	8:1 Multiplexer	S ₂ S ₁ S ₀
0 — 0 1 1 1 2	0 4 0 5	1 7

Digital Design

Lecture 15: Multiplexer and Demultiplexer

Contd....









Thank You


74XX series ICs




Fri-state Buffer



Decoder




Xn M



Encoder

Multiplexers: Realization using Op-Amp






Boolean Function implementation

1. F (X,Y,Z) = \sum (1, 3, 5, 6, 7) using 4:1 MUX and 2:1 MUX

2. F (A, B, C, D) = $\sum (1, 3, 4, 11, 12, 13, 14, 15)$ Using 8:1 MUX and 4:1 MUX

3. The logic function implemented by the circuit below is (Ground implies logic '0')





Boolean Function implementation

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$

0	
\wedge	

Multiplexer

	F = Y ⊕ Z						F = Y	
ш	0	1	1	0	0	0	-	—
Z	0	1	0	1	0	1	0	1
>	0	0	1	1	0	0	⊣	1
×	0	0	0	0	1	1	1	1

т —	
	<u> </u>
	Y




Boolean Function implementation

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$

	F = Z		11 11		F = 0		F = 1	
F	0	1	1	0	0	0	F	1
Z	0	1	0	1	0	П	0	1
\	0	0	Н	1	0	0	Н	1
×	0	0	0	0	1	1	Н	1

4:1 Multiplexer







Boolean Function implementation

$$F(X,Y,Z) = \sum (1, 2, 6, 7)$$


Ł	0	1	1	0	0	0	1	1
2	0	1	0	1	0	1	0	1
٨	0	0	1	1	0	0	1	1
X	0	0	0	0	1	1	1	1


	Ť	
	8:1 Multiplexer	S ₂ S ₁ S ₀
1 2	4 5	7
1 1	0 0	(





4:1 MUX using Tri-state buffers and 2 to 4 Decoder











Multiplexers can be constructed using 3-state gates

Tri-State Buffer




2:1 MUX using Tri-state buffer










Multiple Bit Selection Logic


Output Y				
S	0	\vdash	0	1
ш	1	—	0	0

Analyze and Complete the table



4:1 Multiplexer – 4:1 MUX Using 2:1 MUX






BITS-Pilani, Hyderabad Campus



Multiplexers

4:1 Multiplexer - 4:1 MUX Using 2:1 MUX





	1		
0	4		
0		<mark> </mark>	
	- % /		~ °°
			`
<u> 0 </u>		2	n



Multiplexers

4:1 Multiplexer – 4:1 MUX Using 2:1 MUX







BITS-Pilani, Hyderabad Campus

ME PILANI

Multiplexers

4:1 Multiplexer – 4:1 MUX Using 2:1 MUX








4:1 Multiplexer – 4:1 MUX

d/0	٥ ا	1	l ₂	٦
⁰ S	0	τ	0	1
S ₁	0	0	1	1



$$O/P = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$

Implement the operation using suitable logic circuit





2:1 Multiplexer – 2:1 MUX

l₀ and l₁ are input lines and 'S' is select line

If
$$s=0$$
 then $o/p = l_0$
 $s=1$ then $o/p = l_1$

$$o/p = I_0.S' + I_1. S$$








Multiplexers

information from one of many input lines and directs it to selects binary combinational circuit that single output line ı Multiplexer

The selection is controlled by Select lines


In general, 2ⁿ input lines, 'n' selection lines and 1 output



BCD-7segment display using decoders

Most digital equipment has some means for displaying information in a form that can be understood by the user.

One of the simplest and most popular digital characters 0 to 9 and some times methods for displaying numerical digits uses a 7-segment configuration to form the hex characters A to F



Digital Design


Lecture 14: Multiplexer



Thank You




Decoder Applications






10/1/2020

Encoder Applications












Optical Encoder for motor position control **Encoder Applications:**





10/1/2020


Encoder Applications





Binary to Gray Using Encoder-Decoder





Priority Encoder




Priority Encoder

$$X = D_2 + D_3$$

$$Y = D_1D_2' + D_3$$

$$V = D_0 + D_1 + D_2 + D_3$$





D_3	0	0	0	T
D_2	0	0	1	0
D_1	0	1	0	0
D_0	1	0	0	0

Υ	0	1	0	1
×	0	0	1	1

Encoder

$$X = D_2 + D_3$$

$$Y = D_1 + D_3$$

D_3	0	0	0	1	0
D_2	0	0	T	X	0
D_1	0	1	X	X	0
D ₀	1	×	×	×	0

>	\vdash	\vdash	\vdash	1	0
Υ	0	1	0	1	×
X	0	0	1	1	X

Priority Encoder

$$X = D_2 + D_3$$

$$Y = D_1D_2' + D_3$$

$$V = D_0 + D_1 + D_2 + D_3$$

Priority Encoder



If all the inputs are zeros then output is 00 — which indicates that D₀ is 1

This ambiguity can be resolved by providing one more output. Extra Output indicates whether at least one input is equal to 1

Priority Encoder



If two ones appear i.e. if D_1 and D_2 are '1' then both X and Y will be '1' resulting in output 11

Encoder circuits must establish input priority

If both D₁ and D₂ are '1' then resulting o/p should be 10 E.g. If high priority is given to inputs with higher subscripts

10/1/2020

Encoder



D_0	D_1	D ₂	D ₃
T	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

 $Y = D_1 + D_3$

 $X = D_2 + D_3$

Y	0	1	0	1
X	0	0	1	1

Limitations:

If two ones appear i.e. if D_1 and D_2 are '1' then both X and Y will be '1' resulting in output 11

If all the inputs are zeros then output is 00 – which indicates that D_0 is 1

ME PILANI

Encoder

- combinational circuit that performs inverse operation of decoder Encoder

Has 2ⁿ or fewer input lines and n output lines

An Example:

$$X = D_2 + D_3$$

$$Y = D_1 + D_3$$

D_3	0	0	0	T
D_2	0	0	1	0
D_1	0	1	0	0
D ₀	\vdash	0	0	0


>
×

0	1	0	
0	0	1	




Implementing function using Decoders

$$F = \sum (1, 2, 4, 7) = X'Y'Z + X'YZ' + XY'Z' + XYZ$$



ME BITTON AND THE BETT OF THE

3 to 8 Decoder using 2nos of 2 to 4 Decoder








Can implement a 3 to 8 decoder using two 2 to 4 decoders with enable pin


7	0	┛	0	7	0	1	0	7
					H			
			١.				1	
>	0	0		1	0	0	1	1
	I		ı	l .	I	l	l .	
						_	1	_
					` '	` '	` '	` '
			ı			l		

D ₀	D_1	D_2	D_3	D_4	D ₅	D ₆	D ₇
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	6
0	0	0	0	0		0	0
0	0	0	0	0	0		0
0	0	0	0	0	0	0	1





Can you implement a 3 to 8 decoder using two 2 to 4 decoders with enable pin



		0	l		1		1	1
		0						
D_S	0	0	0	0	0	\vdash	0	0
		0						
D_3	0	0	0	1	6	0	0	0
		0						
D_1	0	1	0	0	0	0	0	0
		0						

_		D _o to D
 ≻	7 + 0	
	ار ان ان	
Z	Decoder	
	ш	1
	· ×	

An Example: 3 to 8 Line Decoder

		1						
		0						
×	0	0	0	0	1	1	1	1


D ₀	D_1	D ₂	D_3	D ₄	D ₅	D_6	D ₇
T	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

Direct Implementation – Home Assignment

INTERIOR HOLD THE HOLD HE

Decoder

An Example: 2 to 4 Line Decoder with Enable





An Example: 2 to 4 Line Decoder with Enable

γ	0	T	0	T	×
X	0	0	1	T	X
3	1	1	1	1	0


D_0	D_1	D_2	D_3
T	0	0	0
0	Τ	0	0
0	0	Ι	0
0	0	0	1
0	0	0	0

Decoder with enable pin is also called as Demultiplexer

X and Y — Select Lines E- Input line



An Example: 2 to 4 Line Decoder



Minterms (0, 1, 2, 3)

Minterm Generating circuit

An Example: 2 to 4 Line Decoder

\	0	1	0	1
×	0	0	1	1

D_0	D_1	D_2	D_3
1	0	0	0
0	τ	0	0
0	0	1	0
0	0	0	1



A Decoder is a combinational circuit that converts binary information from 'n' input lines to 2ⁿ output lines

n to m decoders where m ≤ 2ⁿ

The name decoder is also used in conjunction with other code converters (e.g. BCD to seven segment decoder)

Digital Design

Decoders and Encoders Lecture 13:



Thank You





Next Module

Decoders

Encoders

Multiplexers





4-Bit Comparator

$$G = G_3 + E_3.G_2 + E_3.E_2. G_1 + E_3.E_2. E_1. G_0$$

$$L = L_3 + E_3 \cdot L_2 + E_3 \cdot E_2 \cdot L_1 + E_3 \cdot E_2 \cdot E_1 \cdot L_0$$


G³

$$E = E_2 . E_1 . E_0$$

G₂

G₁

Can you draw the circuit ??



Magnitude Comparator



1 Bit Comparator

$$G = G_0$$
 $L = L_0$

$$E = E_0$$

$$G = G_1 + E_1$$
. $G_0 L = L_1 + E_1$. L_0

$$E = E_1, E_0$$

$$G = G_2 + E_2$$
, $G_1 + E_2$, E_1 , G_0

$$L = L_2 + E_2$$
. $L_1 + E_2$. E_1 . L_0

$$E = E_2 . E_1 . E_0$$

ME PILENI


Magnitude Comparator

2-Bit Comparator

A A_1A_0

 $f B_1\, f B_0$

മ




$\begin{array}{c|c} B_0 & A_0 \\ \hline 1-Bit \\ Comp \\ L_0 & E_0 & G_0 \end{array}$

A < B When $A_1 < B_1 OR$

When $A_1 = B_1$ and $A_0 < B_0$

$$\mathsf{L} = \mathsf{L}_1 + \mathsf{E}_1 \cdot \mathsf{L}_0$$






2-Bit Comparator

 $A \qquad A_1A_0$

 $f B_1\, f B_0$


മ



A > B When $A_1 > B_1 OR$

When $A_1 = B_1$ and $A_0 > B_0$

$$G = G_1 + E_1 \cdot G_0$$





2-Bit Comparator

 A_1A_0

 ${\sf B}_1\,{\sf B}_0$

മ



2-Bit Comparator

 A_1A_0

 \mathbf{B}_1 \mathbf{B}_0 \Box

When $A_0 = B_0$ and $A_1 = B_1$ A = B

 $\mathsf{E} = \mathsf{E}_0 \cdot \mathsf{E}_1$







 A_0

 \mathbf{B}_0

$$G_0 = A_0 B_0'$$


$$L_0 = A_0' B_0$$

$$E_0 = (G_0 + L_0)' = (A_0 \oplus B_0)'$$

 \mathbf{B}_0



 A_0







တိ

ш





1-Bit Comparator

 A_0

 \mathbf{B}_0

Let G₀ indicate greater, L₀ indicate

Lesser and E₀ indicate equal


A_0	\mathbf{B}_0	G ₀	L_0	\mathbf{E}_0
0	0	0	0	1
0	1	0	T	0
\vdash	0	1	0	0
1	1	0	0	1

$$G_0 = A_0 B_0$$

$$L_0 = A_0' B_0$$

$$E_0 = (A_0 \oplus B_0)' = (A_0 \odot B_0) = (G_0 + L_0)'$$







П	П
0	\vdash
\vdash	0



If most significant digits are equal ??

Compare the next significant digit

If next significant digit of first number is greater than the next significant digit of second number then

First Number > Second number



How do you compare two numbers?

Compare most significant digit

If most significant digit of first number is greater than the most significant digit of second number then


First Number > Second number




A Magnitude comparator is a combinational circuit that compares two numbers A and B

The output of the magnitude comparator are three signals that indicate if (A>B), (A<B), (A=B)

Even a 3-bit comparator results in 6 inputs — Too complex to solve using K-maps









Binary Multiplier (4-bit x 4-bit)

(Multiplicand) B₃ B₂ B₁ B₀

(Multiplier) A3 A₂ A₁ A₀


 A_0B_3 A_0B_2 A_0B_1 A_0B_0

 A_1B_3 A_1B_2 A_1B_1 A_1B_0

 A_2B_3 A_2B_2 A_2B_1 A_2B_0

 A_3B_3 A_3B_2 A_3B_1 A_3B_0

Binary Multiplier Circuit (2-bit x 2-bit)





Binary Multiplier (2-bit x 2-bit)

 \mathbf{B}_0 \mathbf{B}_1

Gate for 1-bit Multiplication (B₀A₀) ?

A_0	B_0A_0
A_1	B_1A_0
×	

)))	\
\mathbf{B}_0	0	1	0	T
A_0	0	0	1	T

P1

 P_2

 P_3

 B_1A_1 B_0A_1



Binary Multiplier



9 =



9/18/2021

Multiplier




5





4-bit Adder subtractor with overflow detection



Digital Design

Lecture 12:

Binary Multipliers and Magnitude Comparators

Thank you


4-Bit Adder with Carry Lookahead


Let's look at the carry out equations for specific bits, using the general equation from the previous page $C_{i+1} = G_i + P_i C_i$.

$$C_1 = G_0 + P_0C_0$$

$$C_2 = G_1 + P_1C_1$$

= $G_1 + P_1(G_0 + P_0C_0)$
= $G_1 + P_1G_0 + P_1P_0C_0$





A faster way to compute carry outs

- Instead of waiting for the carry out from each previous stage, we can minimize the delay by computing it directly with a two-level circuit.
- First we'll define two functions.
- position i (i.e., when A; and B; are both 1). The "generate" function G, produces 1 when there must be a carry out from



an incoming carry is propagated (i.e, when The "propagate" function P, is true when $A_i=1$ or $B_i=1$, but not both).

$$P_i = A_i \oplus B_i$$

Then we can rewrite the carry out function.


$$C_{i+1} = G_i + P_i C_i$$

₹ →) ~ iō
<u>G</u> +100 G

_								
C_{i+1}	0	0	0	_	0	_	_	_
ن		-	0	_	0	_	0	_
<u>ت</u>	0	0	_	_	0	0	_	_
Ą	0	0	0	0	_	-	_	_

Ripple carry delays

- This is called a ripple carry adder, because the inputs A0, B0 and Cl "ripple" leftwards until CO and S3 are produced.
- Ripple carry adders are slow!
- There is a very long path from A0, B0 and Cl to CO and S3.
- For an n-bit ripple carry adder, the longest path has 2n+1 gates.
- The longest path in a 64-bit adder would include 129 gates!



Design of a Carry Look Ahead adder

Block Diagram of a BCD Adder

BCD Adder

Principle:


- Is Binary sum less than or equal to 1001 (9 in decimal)?
- For Binary sum more than 1001, add 0110 (6 in decimal) as correction factor
- Circuit needs modification accordingly

Larger Adder

Example: 16-bit adder using 4, 4-bit adders

Adds two 16-bit inputs X (bits X0 to X15), Y (bits Y0 to Y15) producing a 16-bit Sum S (bits 50 to 515) and a carry out C1 from most significant position.

Data inputs to be added X (X0 to X15), Y (Y0-Y15)




Sum output S (S0 to S15)

Implementation of a Subtractor using Adder


The subtraction X-Y can be performed by taking the 2's complement of Y and adding to X.

= X + 1C(Y) + 1= X + Y' + 1= X + 2C(Y)

Inputs to be subtracted




4 bit Binary Adder



*Each full adder represents a bit position 'j' (from 0 to n-1).

*Each carry out (C_out) from a full adder at position j is connected to the carry in C-in of the full adder at the higher position j+1.

4 bit Binary Adder



Sum Output


A 4-bit Adder is used to add two 4-bit binary numbers can be built by connecting in series/cascaded 4 full adders.

FULL ADDER

Adding two single-bit binary values, X, Y and a carry input bit C_in, produces a sum bit S and a carry out C_out bit.

(X + Y + Cin)

×	Υ		S	C-out
0	0		0	0
0	0		1	0
0	1		1	0
0	1		0	1
1	0	0	1	0
1	0		0	1
1	1		0	1
┰	1		1	1



Building blocks - contd

Subtracting a single-bit binary value Y from anther X (i.e. X -Y) and producing a difference bit D and a borrow out bit B-out. This operation is called half addition — Half Subtractor

Half Subtractor Truth Table


Outputs	B_out	0	1	0	0
O	D	0	1	1	0
Inputs	γ	0	1	0	1
lnp	×	0	0	1	1

	→ B_OUT	
H ₂ H	Subtractor	
↑ ×	↑ >-	_

$)=\Sigma (1,2)$	X'Y + XY'	X ⊕ X
×	П	П
<u>D</u>		

$$B_out(x, y)$$

 $B_out = X'Y$



Adders: Building blocks

Adding two single-bit binary values, X, Y and produces a sum S and a carry out C_out

This operation is called half addition - Half Adder

Half Adder Truth Table


Outputs	Cout	0	0	0	1
0	S	0	1	1	0
Inputs	Y	0	1	0	1
lnp	×	0	0	T	Τ


$$S(X,Y) = \Sigma (1,2)$$

 $S = X'Y + XY'$
 $S = X \oplus Y$


$$C-out(x, y)$$

 $C-out = XY$





Blocks of a Digital Processor



ARITHMETIC LOGIC CIRCUITS DESIGN

Birla Institute of Technology & Science, Pilani Hyderabad Campus

Digital Design

Combinational Logic and Arithmetic Circuits Lecture 11:

Thank you






Parity Generator/Checker using IC's


The IC 74180 does the function of parity generation as well as checking. The 9 bit (8 data bits, 1 parity bit)

Parity Generator/Checker is shown in the below figure.






Parity checker Logic Circuit for 5-bit received message



An additional 4th EX-OR Gate is introduced







Example: A 4 bit Even Parity Checker Truth Table

4-	I-bit received message	ed messag	e.	100
A	В	Э	D	rarity error cneck P
0	0	0	0	0
0	0	0	I	1
0	0	I	0	I
0	0	1	1	0
0	1	0	0	I
0	1	0	Ţ	0
0	I	I	0	0
0	1	I	Ţ	7
1	0	0	0	I
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
-	1	0	0	0
1	1	0	1	1
-	1	I	0	I
-	•	I	Ţ	0



Even Parity Checker

In even parity checker if the error bit (E) is equal to '1', then we have an error. If error bit E=0 then indicates there is no error.

Error Bit (E) =1, error occurs

Error Bit (E) =0, no error

Odd Parity Checker

In odd parity checker if an error bit (E) is equal to '1', then it indicates there is no error. If an error bit E=0 then indicates there is an error.


Error Bit (E) =1, no error


Error Bit (E) =0, error occurs



K- map for Odd Parity generator and its

reduced expression for logic circuit design





$$P_{od} = (\bar{A} \, \bar{B} \, \bar{C} + A \, \bar{B} \, C) + (\bar{A} \, B \, C + A \, B \, \bar{C})$$

$$= \bar{C} (A \, B + \bar{A} \, \bar{B}) + B (A \, \bar{B} + \bar{A} \, B)$$

$$= \bar{C} (A \, \bigoplus B) + C(A \, \bigoplus B)$$

$$= \bar{C} (\bar{A} \, \bigoplus B) + C(A \, \bigoplus B)$$

$$= \bar{C} (\bar{A} \, \bigoplus B) + C(A \, \bigoplus B)$$



Odd Parity Generator


Odd Parity Generator Truth Table


Odd Parity	x-	0	0	0			0
ABC	0 0 0	0 0 1	1	1 0 0	1 0 1	1 1 0	-



K- map for Even Parity generator and its

reduced expression for logic circuit design





$$P_{ev} = (A \, \overline{B} \, \overline{C} + \overline{A} \, \overline{B} \, C) + (A \, B \, C + \overline{A} \, B \, \overline{C})$$

$$= \overline{B} (A \overline{C} + \overline{A} C) + B (A C + \overline{A} \overline{C})$$

$$= \overline{B} (A \oplus C) + B (\overline{A \oplus C}) = \overline{B}x + B\overline{x} = B \oplus x = B \oplus A \oplus C$$





Even Parity Generator

Even Parity Generator Truth Table

Even Parity	0	~	~	0	~	0	0	•
ABC	0 0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 10	111



Parity Generation and Checking:

- Parity is used to detect errors in transmitted data caused by noise or other disturbances.
- A parity bit is an extra bit that is added to a data word and can be either odd or even parity.
- In an even parity system, the sum of all the bits (including the parity bit) is an even number
- In an odd parity system the sum of all the bits must be an odd number.
- > The circuit that creates the parity bit at the transmitter is called the parity generator.
- The circuit that determines if the received data is correct is the parity checker.
- Parity is good for detecting a single bit error only.
- > The parity generator and the parity checker can both be built using Exclusive-OR gates.





- A combinational circuit consists of logic gates whose outputs at any time are determined by combining the values of the inputs.
- For n input variables, there are 2^n possible binary input combinations.
- For each binary combination of the input variables, there is one possible output.

Digital Design

CS / EEE / ECE/ INSTR F215

Lecture 10: Combinational Circuits

