## BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS DIGITAL DESIGN LABORATORY

## **Experiment -1**

Full Name of the Student: Shyam N V

Complete ID of the student: 2020A7PS2081H


Title: Implementation of majority circuit.


## **Problem 1:**

Implement the Majority circuit; F = AB + BC + AC

with combination of 'THREE' 2 input AND & 'TWO' 2 input OR Gates using LTSPICE

(Provide proper LTSPICE model with neat levelling and Show the graphical output at all the logic gates used in the circuit)





## **Problem 2:**

Implement the Majority circuit; F = AB + BC + AC

with combination of 'TWO' 2 input NAND & 'ONE' 3 input NAND Gates using LTSPICE

(Provide proper LTSPICE model with neat levelling and Show the graphical output at all the logic gates used in the circuit)

