



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

Innovate

achieve

lead



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 30: *Counters_2* *Fri, 19 Nov 2021*

BITS Pilani

Hyderabad Campus

Dr. R. N. Ponnalagu, EEE

*I find that the harder I work,
the more luck I seem to have.*

- Thomas Jefferson

J-K Flip Flop Design of a 4-bit Binary Up Counter


innovate

achieve

lead

Present state				Next state				Flip-flop inputs							
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	J_{Q3}	K_{Q3}	J_{Q2}	K_{Q2}	J_{Q1}	K_{Q1}	J_{Q0}	K_{Q0}
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X
1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X
1	1	0	1	1	1	1	0	X	0	X	0	1	X	X	1
1	1	1	0	1	1	1	1	X	0	X	0	X	0	1	X
1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1

4-BIT SYNCHRONOUS "UP" COUNTER



$$J_{Q_0} = 1$$

$$K_{Q_0} = 1$$

$$J_{Q_1} = Q_0$$

$$K_{Q_1} = Q_0$$


$$J_{Q_2} = Q_0 Q_1$$

$$K_{Q_2} = Q_0 Q_1$$


$$J_{Q_3} = Q_0 Q_1 Q_2$$

$$K_{Q_3} = Q_0 Q_1 Q_2$$

4-bit Synchronous Counter Waveform Timing Diagram



4-BIT SYNCHRONOUS “DOWN” COUNTER



↑
This flip-flop
toggles on every
clock pulse


↑
This flip-flop
toggles only if
 \bar{Q}_0 is “High”

↑
This flip-flop
toggles only if
 \bar{Q}_0 and \bar{Q}_1
are “high”


↑
This flip-flop
toggles only if
 \bar{Q}_0 AND \bar{Q}_1 AND \bar{Q}_2
are “high”

"Down" count sequence

Q₀



Q₁




Q₂



Q₃



The circuit of a 4-bit up-down binary counter with T flip-flops is:




$Up = 1$; the circuit counts up.

$Down = 1$, $Up = 0$; the circuit counts down.

$Up = 0$, $Down = 0$; the circuit doesn't change state.

$Up = 1$, $Down = 1$, the circuit counts up.

A 4-bit binary counter with parallel load capability:




Its operation is summarized in the following table:

Active low


Clear	CLK	Load	Count	Function
0	X	X	X	<u>Clear to 0</u>
1	↑	1	X	Load inputs
1	↑	0	1	Count next binary state
1	↑	0	0	No change

A counter with parallel load can be used to create any desired count sequence. For example, the 4-bit counter with parallel load shown previously can be used to generate a BCD count in two ways:

1. Using the load input:



2. Using the clear input:



BCD Counter using 4 ffs


0000 → 0001 → 0010 → 0011 → 0100 → 0101 → 0110
 ↓
 0111
 1000 ← 1001 ← 1010 ← 1011

D → LSB
 A → MSB

P.S	N.S
A B C D	A B C D
0 0 0 0	0 0 0 1
0 0 0 1	0 0 1 0
⋮	⋮
0 1 1 1	1 0 0 0
1 0 0 0	1 0 0 1
1 0 0 1	0 0 0 0

ff i/p's
 T_A T_B T_C T_D

$$\begin{aligned} T_D &= 1 \\ T_C &= \overline{A}D \\ T_B &= CD \\ T_A &= AD + BCD \end{aligned}$$



Mod-3 Counter
 ① ② ③
 00 \Rightarrow 01 \Rightarrow 10
 ↗

P.S
 A B
 0 0
 0 1
 1 0
 1 1

N.S
 A B
 0 1
 1 0
 0 0
 x x

ff i/p s
 J_A K_A J_B K_B
 0 x 1 x
 1 x x 1
 x 1 0 x
 x x x x

	J_A	B
\bar{A}	0	1
A	x	x

$$J_A = B$$

$$J_B = \bar{A}$$

$$K_A = 1$$

$$K_B = 1$$

Mod 6

0, 1, 2, 3, 4, 5

using ffs

$$T_A = AC + BC$$

$$T_B = \bar{A}C$$

$$T_C = 1$$

0, 1, 2, 4, 5, 6 and repeats
 Design a counter to go through the sequence 0, 1, 2, 4, 5, 6 & repeat
 Counters with unused states

P.S	N.S	T _A	T _B	T _C
A B C	A B C			
0 0 0	0 0 1	0	0	1
0 0 1	0 1 0	0	1	1
0 1 0	1 0 0	1	1	0
0 1 1	X X X	X	X	X
1 0 0	1 0 1	0	0	1
1 0 1	1 1 0	0	1	1
1 1 0	0 0 0	1	1	0
1 1 1	X X X	X	X	X

unused states

self correcting counter

$$T_A = B$$

$$T_B = B + C$$

$$T_C = \bar{B}$$

0 1 1 ✓
 1 1 1 ✓

P.S ABC ⇒ 0 1 1 ✓
 T_A = 1 T_B = 1 T_C = 0

N.S ABC = 1 0 1

if P.S ABC ⇒ 1 1 1
 T_A = 1 T_B = 1 T_C = 0
 N.S ABC ⇒ 0 0 1

0, 1, 3, 7, 6, 4 & repeats

T ffs

ff i/PS

P.S			N.S			T _A T _B T _C		
A	B	C	A	B	C	T _A	T _B	T _C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	0	1	1	1	1	1	0
0	1	1	1	0	0	1	0	0
1	0	0	0	0	0	0	0	0
1	0	1	1	0	0	1	0	0
1	1	0	1	1	0	0	1	0
1	1	1	1	1	1	1	1	1

T_A

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	0	1	X
A	1	X	0	0

$$T_A = A \oplus B$$

T_B

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	1	0	X
A	0	X	0	1

$$T_B = B \oplus C$$

T_C

	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
\bar{A}	0	0	0	X
A	0	X	1	0

$$T_C = A \oplus C$$

010 & 101

P.S ABC \Rightarrow 010

$$\begin{aligned} T_A &= 1 \\ T_B &= 1 \\ T_C &= 1 \end{aligned}$$

N.S ABC \Rightarrow 101

P.S ABC \Rightarrow 101

$$\begin{aligned} T_A &= 1 \\ T_B &= 1 \\ T_C &= 1 \end{aligned}$$

N.S ABC \Rightarrow 010

0, 1, 3, 7, 6, 4, 2
0, 1, 3, 7, 6, 4, 2

