





CS/ECE/EEE/INSTR F215:Digital Design

Lecture 25: Design of clocked sequential circuits Sat, 06 Nov 2021

BITS Pilani Hyderabad Campus

Dr. R. N. Ponnalagu, EEE




If you are taking a single step with confidence and strong belief towards your goal, definitely majority of the obstacles you face will take their way directing you to move towards your target to hit it powerfully



CIK TA = BX TB=x Y=AB 501

Substituting
$$T_A & T_B \text{ values}$$

$$|A(t+1)| = |AB| \times + |AB| + |A| \times |A| \times$$




vot depends

Y = AB

Present state

Present value



olps are indicated along states


Moore machine

4



Models of sequential circuits






Changes in input may affect the output of the circuit.

To avoid, inputs should be allowed to change only during clock transition.

In state diagram representation, outputs are indicated along with inputs in the lines showing transition between the states.






Models of sequential circuits



Moore Model – output depends only on present state only



In state diagram representation, outputs are indicated within the circle below the present state



Sequential Circuits


Analysis Given a circuit

> flip flop itp egns e characteristic egn of Fx

Derive state equations of esm State table 18 III NO OFF State diagram


somertial

Flip Flop State diagram Try for SR, D, JK and T



Qt+1)=D

JK FF 1 FF



DESIGN OF CLOCKED SEQUENTIAL CIRCUITS

Design of sequential Circuits

Given a Functionality/problem description

Derive State diagram / state table which ever is easy State reduction (if possible)

Decide on No. of flipflops (depends on no. of states)

Assign Flipflops SR, DIJK& T

Write Boolean equations for the inputs and outputs using K-map

Logic diagram / Circuit

5 & rates = 3 ff 8 States = 3 ff 2 states > 1 ff 2 states > 2 ff 4 States > 2 ff 4 States > 2 ff 4 States > 2 ff

(1) State table

i) State table

ii) State table

graducing State

Fable

FF 2n states


2n states

2n states

2n states

STATE REDUCTION

* Reduces No. 0	states
* Inturn radium	ces No. of flip flops
	5 n flipflops > 2 ⁿ states
	Two states are said to be equivalent if every possible set of ilps generate exactly same olps same next state. When 2 states are equivalent, one of there can be hemore
	can be hemove



State Diagram




Fig. 5-22 State Diagram

Present	Next State		Output	
state	X=0	X=1	X=0	X=1
a	a	b	0	0,
b	C	d	0	0
C	a	d	0	0
d	e	f /	0	1
е	a 🗸	f	0	1
f	g	f	0	1
හ	a	f	0	1

	Present	Next	State	Out	tput
	state	X=0	X=1	X=0	X=1
	a	a	b	0	0
	b	c	d	0	0
	c	a	d	0	0
1	d	е	f	0	1
	е	a	f	0	1
	f	g	f	0	1
	g	a	f	0	1

hemore g replace g with e

	_			
Present	Next	State	Out	tput
state	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
С	a	d	0	0
d	е	f	0	1
e	a	f	0	1
f	g e	f	0	1
g	a	f	0	

Present	Next	State	Output	
state	X=0	X=1	X=0	X=1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	е	f	0	1

Present	Next	State	Out	tput
state	X=0	X=1	X=0	X=1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	£d	0	1
e	a	fd	0	1
f	е	f	0	1

d = 1


Present	Next State		Output	
state	X=0	X=1	X=0	X=1
(a) /	a	b	0	0
b	c	d	0	0
(c)	a	d	0	0 ~
d	e	d	0	1
(e)	a	d	0	1 /

No more teduction possible

3 FFS a > 000 d > 011 (b > 000 e > 100

State assifument binary assignment

heduled state diagram



Sequence Detector

- > A Sequence Detector (Recogniser) look for a specific bit pattern in an input string.
- In the example it has an input line called X. One bit of input is applied on every clock and for example it would take 20 clock cycles to enter a 20 bit string.
- > It has one output Z which is 1 when a desired pattern is found.
- To detect a pattern 1001
 - Ex: / Input: 11100110100100110
 - 1 Output: 00000100000100100
 - One input and one output appear on each clock
- > The circuit need to remember bits to recognise a pattern