



Hyderabad Campus

## CS/ECE/EEE/INSTR F215:Digital Design


Lecture 21: Clocked SR latch, D, JK and T latch Sat, 16 Oct 2021

**Hyderabad Campus** 

Dr. R. N. Ponnalagu, EEE

A seed grows with no sound, but a tree falls with huge noise. Destruction has noise, but creation is quiet. This is the power of silence. "Grow silently"

## NOR based RS latch



Characteristic

equation

Provided SR=0


...

Char. table Physical next state y change 0 & Roset 0 4 Set 0 0 underined

## **NAND** Based Latch




Complemented of Nased Latch





Two cross-loupled NAND gates

S	$\mathbb{R}$	Q	Q'	
>(0	0	Forbi	dden	Not helon
0	1	1	0	Set
1	0	0	1	Reset
1	1)	Q	Q'	No change

auscent state








	NAND lased
s'	
	) Q
R ′	)> a'

3	, N	ď
0	0	no change /
0	1	0
1-	. 0	1
1	1	Not recommended

s ′	R	Q
0	1	1
1	0	0
1	1	No Change
0	0	Not
		recommended

Noth are same

Clocked NAND based




CLK	5	R	Q
0	Х	Χ	No change
1	0	0	No change 🖊
1	0	1	0
1	1	0	1
1	1	1	Not to apply.


When om SR latch goes into an indeterminate state? when both i/ps are i' When an SR NAND latch goes into an indeterminate state when both ilps are o'

pour back (or) D-adV Problem in SR latch? Indeterminate state > both ilps ser should not be SR latch is This makes it difficult to manage im bastowy ciamit ous it keep on change How to avoid this? is were fer 6 Mer Cithuits form Solution >? S=1 R=1 >> Should not

Dlatch CLK only how ips es P & clock D=> goes to S D > gols to R

One way to eliminate the undesirable Condition in SR latch is to ensure that both SIAR IPS are never equal to I at the same time. This can be obtained by Connecting a NOT gate blw them. Inverted blw SERIPS







SR latch is

modified

so that the indeterminate

is determined

=> Set i/p JES => hoset i/p kzR

When both I ex are 1


Switches to its Ik latch


that is Complement state

Qt+1=0 at =1

att1 =1 at = 0


Modified Version og 8R latch where the undefined state of North the IPS





IPS P.S Nes  $Q_t$ 0  $\mathcal{D}$ 0 Kat kot kat No Change reset 0 = Jat+kat Characteristic equation 0 3 Jk latch

Tlatch



Jet one Both ilps tied together l a single ilp T is Obtaine TSJEK JED KED Charl. table JEI KEI attl 07 Nochange of Toggle att = Fat + Tat