



**Birla Institute of Technology & Science, Pilani**  
Hyderabad Campus



**BITS Pilani**  
Hyderabad Campus

# CS/ECE/EEE/INSTR F215:Digital Design

## Lecture 25: *Design of clocked sequential circuits* *Sat, 06 Nov 2021*


**Dr. R. N. Ponnalagu, EEE**

# *Before You hit You must target*



*If you are taking a single step with confidence  
and strong belief towards your goal,  
definitely majority of the obstacles you face  
will take their way directing you to move  
towards your target to hit it powerfully*

Analyse



$$\begin{aligned} T_A &= Bx \\ T_B &= x \\ y &= AB \end{aligned}$$

I/p eqns

$\rightarrow$  o/p

Characteristic equation  
of T flip flop

$$Q(t+1) = T\bar{Q}_t + \bar{T}Q_t \rightarrow \text{next state}$$

here

$$A(t+1) = T_A \bar{A} + \bar{T}_A A$$

$$B(t+1) = T_B \bar{B} + \bar{T}_B B$$

Substituting  $T_A$  &  $T_B$  values

$$\begin{aligned} A(t+1) &= \bar{A}Bx + A\bar{B} + A\bar{x} \\ B(t+1) &= \bar{B}x + B\bar{x} \end{aligned}$$

State equations

depends on  
Present values  
of  $A$  &  $B$  &  
also on i/p  $x$


## State table

P.S		Z/P	N.S		O/P
A	B	x	A	B	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	0	0	1

Not depends on x

$Y = AB$   
Present state values

## State dgm



O/p's are indicated along with states

Moore machine

O/p depends only on present state values of A & B


This is Moore model



# Models of sequential circuits



**Mealy Model** – output depends on present state and input




Changes in input may affect the output of the circuit.

To avoid, inputs should be allowed to change only during clock transition.

In state diagram representation, outputs are indicated along with inputs in the lines showing transition between the states.








# Models of sequential circuits



**Moore Model** – output depends only on present state only



Changes in inputs does not affect the output.

Outputs synchronized with clock

In state diagram representation, outputs are indicated within the circle below the present state



# Sequential Circuits

**Analysis** Given a circuit

Derive state equations & o/p eqn

State table P-S I/P N-S O/P

State diagram ✓

flip flop i/p eqns & characteristic eqn of FF

Flip Flop State diagram Try for SR, D, JK and T

FF

sequential  
ckt



→  $\text{Fe}^{2+}$  characteristic table


set state ①  
reset " ⑥

```
graph LR; 0((0)) -- "00, 01" --> 0; 0 -- "10, 11" --> 1((1)); 1 -- "00, 10" --> 1; 1 -- "01, 11" --> 0;
```

$$Q_{t+1} = D$$

JK FF  
&  
T FF

P.S	I/P	N-S
$Q_t$	$D$	$Q_{t+1}$
0	0	1
0	1	0
1	0	1
1	1	1



# **DESIGN OF CLOCKED SEQUENTIAL CIRCUITS**

# Design of sequential Circuits

Given a Functionality/problem description

- ① state table  
i) state defn  
ii) state table  
② reducing state table

① Derive State diagram / state table which ever is easy  
State reduction (if possible)

Decide on No. of flipflops (depends on no. of states)

Assign Flipflops SR, D, JK & T

Write Boolean equations for the inputs and outputs using K-map

Logic diagram / Circuit

5 states = 3 FF  
↓  
4 states = 2 FF

8 states ⇒ 3 FF  
↓  
4 states ⇒ 2 FF

2 states ⇒ 1 FF  
0 & 1  
4 states ⇒ 2 FF

n FF  
2<sup>n</sup> states  
2<sup>n</sup> states ⇒ n FF

# STATE REDUCTION

- \* Reduces No. of states

- \* Inturn reduces No. of flip flops


↳  $n$  flipflops  $\Rightarrow 2^n$  states

- \* Algorithm:

Two states are said to be equivalent  
if every possible set of i/p's generate  
exactly same o/p & same next state.

When 2 states are equivalent, one of them  
can be removed.....

P.S



State Diagram

$a, b, c, d, e, f, g$

$a \Rightarrow 0 \Rightarrow a$   
 $a \Rightarrow 1 \Rightarrow b$   
 $b \Rightarrow 0 \Rightarrow c$   
 $b \Rightarrow 1 \Rightarrow d$



# STATE TABLE





Fig. 5-22 State Diagram

Present state	Next State		Output	
	<i>I/P</i> X=0	<i>I/P</i> X=1	<i>I/P</i> X=0	<i>I/P</i> X=1
a	a	b	0 ✓	0 ✓
b	c	d	0	0
c	a	d	0	0
d	e ✓	f ✓	0	1
e	a ✓	f ✓	0	1
f	g ✓	f ✓	0	1
g	a ✓	f ✓	0	1

STATE TABLE

$e \equiv g$

Present state	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1



# STATE TABLE

remove g  
replale g with e

Present state	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	<del>g</del> e	f	0	1
<del>g</del>	<del>a</del>	<del>f</del>	<del>0</del>	<del>1</del>

## STATE TABLE

Present state	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

STATE TABLE

$d \equiv f$

Present state	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	<del>f</del> d	0	1
e	a	<del>f</del> d	0	1
<del>f</del>	e	f	0	1

# STATE TABLE


Present state	Next State		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

No more reduction possible

3 FFS

<sup>1 2 3</sup>  
 a → 000  
 b → 001  
 c → 010


d → 011  
 e → 100



state assignment  
 binary assignment  
 000  
 010  
 000  
 110



reduced state diagram



# Sequence Detector

- A Sequence Detector ( Recogniser) look for a specific bit pattern in an input string.
- In the example it has an input line called X. One bit of input is applied on every clock and for example it would take 20 clock cycles to enter a 20 bit string.
- It has one output Z which is 1 when a desired pattern is found.

- To detect a pattern 1001

1001

Ex: 1 → Input: 1 1 1 0 0 1 1 0 1 0 0 1 0 0 1 1 0

2 → Output: 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0

One input and one output appear on each clock

- The circuit need to remember bits to recognise a pattern