BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS DIGITAL DESIGN LABORATORY (Session 2021-22)

Workbook

Experiment -4

Full Name of the Student: Shyam N V


Complete ID of the student: 2020A7PS2081H

Title of Experiment: Experiment 4

Problem 1:

Implement the Majority circuit; F = AB + BC + AC using Xilinx ISE

(Provide proper snapshot and Show the graphical output)



Problem 2:

Implement Parity Generator (both even and odd) in Xilinx ISE

(Provide proper snapshot and show the graphical output)

