



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

Innovate

achieve

lead



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 21: *Clocked SR latch, D, JK and T latch* *Sat, 16 Oct 2021*

BITS Pilani

Hyderabad Campus


Dr. R. N. Ponnalagu, EEE

*A seed grows with no sound,
but a tree falls with huge noise.*

*Destruction has noise,
but creation is quiet.
This is the power of silence.*

“Grow silently”

NOR based RS latch



Characteristic equation

$$Q_{t+1} = S + \bar{R} Q_t$$

provided $SR = 0$ - \hat{x}

Char. table


Inputs	Present state	next state of the latch
S R	Q_t	Q_{t+1}
0 0	0	0
0 0	1	1
0 1	0	0
0 1	1	0
1 0	0	1
1 0	1	1
1 1	0	x
1 1	1	x

undefined

NAND Based Latch

S'R' Latch

Complemented
Version of
NOR based latch



S'	R'	Q	Q'
0	0	Forbidden	
0	1	1	0
1	0	0	1
1	1	Q	Q'

Not recommended

Set


Reset

No change

Quiescent state

Two cross-coupled
NAND gates

CLOCKED SR LATCH



NAND gate

A	B	O/P
0	0	1
0	1	1
1	0	1
1	1	0

additional i/p signal \Rightarrow control signal \Rightarrow determines when S & R i/p's can affect the circuit
 (or) Enable

Clock


Basic SR latch + 2 additional NAND gates

clock \Rightarrow 0

gates 1 & 2 o/p is 1 \Rightarrow

No change state for latch

CLOCKED SR LATCH



A control (or) clock ip is added to determine when S & R inputs should affect the circuit

Not based
RS latch


CLK	S	R	Q
0	X	X	No change
1	0	0	No change
1	0	1	0
1	1	0	1
1	1	1	Not to apply / Indeterminate

don't care


0 0
0 1
1 0
1 1

Reset state

set state




S	R	Q
0	0	no change ✓
0	1	0 ✓
1	0	1 ✓
1	1	Not recommended ✓



S'	R'	Q
0	1	1
1	0	0
1	1	No Change
0	0	Not recommended

both are same

Final
Clocked NAND based



CLK	S	R	Q
0	X	X	No change
1	0	0	No change ✓
1	0	1	0 ✓
1	1	0	1 ✓
1	1	1	Not to apply.

When an SR ~~NOR~~ latch goes into an indeterminate state?

when both i/p's are '1'

When an SR NAND latch goes into an indeterminate state

when both i/p's are '0'

Problem in SR latch?

Drawback (or) D-adv

Indeterminate state \Rightarrow both i/p's S & R should not be '1' at the same time.


This makes it difficult to manage.

\uparrow
SR latch is important circuit as it is useful for other circuits constructed from it.

How to avoid this?


o/p keep on change

Solution \Rightarrow ?



\Rightarrow should not happen

D latch



only two i/p's \Rightarrow D & clock

$D \Rightarrow$ goes to S
 $\bar{D} \Rightarrow$ goes to R

$S=0, R=1$ avoid
 $S=1, R=0$ avoid
 $S=1, R=1$ 11

One way to eliminate the undesirable condition in SR latch is to ensure that both S' & R' i/p's are never equal to '1' at the same time.

This can be obtained by connecting a NOT gate b/w them.

\downarrow Inverted b/w S & R i/p's

Race around condition

JK Latch


\Rightarrow SR latch is modified
so that the indeterminate
is determined

$\frac{J=S}{K=R} \Rightarrow$ set i/p
 \Rightarrow reset i/p


When both J & K are 1

JK latch switches to its
Complement state that is

if $\frac{Q_t = 1}{Q_t = 0} \quad \frac{Q_{t+1} = 0}{Q_{t+1} = 1}$



Modified version of SR latch
where the undefined
state of both the i/p's
being '1' is
defined



clock

J

K

Q




race around condition
Problem of latch

clock

J

K



toggle

complementing itself

Q_{t+1}


J	Q_t		Q_t	Q_t
	K	K	K	K
0	0	1	0	0
0	1	1	0	1
1	0	1	0	1
1	1	1	0	1

Characteristic equation of JK latch

$$Q_{t+1} = J\bar{Q}_t + \bar{K}Q_t$$

I/Ps		P.S		N.S		Q_{t+1}	Action
J	K	Q_t	Q_{t+1}	J	K		
0	0	0	0	0	0	0	No change
0	0	1	1	0	1	0	reset
0	1	0	0	1	0	1	set
0	1	1	0	1	1	1	toggle
1	0	0	1				
1	0	1	1				
1	1	0	1				
1	1	1	0				

T latch



Both i/p's J & K are tied together & a single i/p T is obtained

$$T \Rightarrow \underline{J = K}$$

$$\begin{array}{l} J=0 \quad K=0 \\ \hline J=1 \quad K=1 \end{array}$$

Char. table

T	Q_t	Q_{t+1}
0	0	0
0	1	1
1	0	1
1	1	0

0, 1 } Nochange
1, 0 } Toggle

T
0
1

Q_{t+1}
 Q_t
Toggle

Char. eqn

$$Q_{t+1} = \overline{T}Q_t + T\overline{Q}_t$$