

BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS

DIGITAL DESIGN LABORATORY (Session 2021-22)

Workbook

Experiment -6

Full Name of the Student: Shyam N V

Complete ID of the student: 2020A7PS2081H


Title of Experiment: Dataflow Modelling Implementation of 4-Bit Adder & BCD Adder in Xilinx ISE

Problem 1:

Implement the 4-bit Adder circuit using Xilinx ISE

(Provide proper snapshots and Show the graphical output)

Code:





The screenshot displays the Xilinx ISE Project Navigator interface. The left pane shows the project hierarchy with 'four_bit_adder' selected. The main editor shows the Verilog code for a 4-bit adder. The console at the bottom shows the message: 'Analyzing Verilog file "C:\Xilinx\14.1\ISE_DS\ISE\verilog\src\glbl.v" into library isim_temp' and 'Process "Behavioral Check Syntax" completed successfully'.

```
1 timescale 1ns / ipsc
2 //////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 12:14:37 10/09/2021
7 // Design Name:
8 // Module Name: four_bit_adder
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21 module four_bit_adder(
22     input [3:0] A,
23     input [3:0] B,
24     output [3:0] SUM,
25     output CARRY
26 );
27
28     assign (CARRY,SUM) = A+B;
29
30 endmodule
31
```


Console Output:

```
Analyzing Verilog file "C:\Xilinx\14.1\ISE_DS\ISE\verilog\src\glbl.v" into library isim_temp
Process "Behavioral Check Syntax" completed successfully
```

Test Bench:



Graph:




Problem 2:


Implement BCD Adder using 4-bit Adder in Xilinx ISE

(Provide proper snapshots and show the graphical output)

Code:




Test Bench:



The screenshot shows the ISE Project Navigator with the file hierarchy on the left. The main editor displays the Verilog code for `BCD_adder_test.v`. The code defines a module `BCD_adder_test` with inputs `A` and `B` (3-bit registers), and outputs `SUM` and `CARRY` (3-bit wires). It instantiates the `BCD_adder` module. The `initial` block initializes `A` and `B` to 0, waits 100 ns, and then sets `A` to 1 and `B` to 1. It also includes comments for waiting 100 ns for global reset to finish.


```
25 module BCD_adder_test;
26
27 // Inputs
28 reg [3:0] A;
29 reg [3:0] B;
30
31 // Outputs
32 wire [3:0] SUM;
33 wire CARRY;
34
35 // Instantiate the Unit Under Test (UUT)
36 BCD_adder uut (
37     .A(A),
38     .B(B),
39     .SUM(SUM),
40     .CARRY(CARRY)
41 );
42
43 initial begin
44     // Initialize Inputs
45     A = 0;
46     B = 0;
47
48     // Wait 100 ns for global reset to finish
49     #100;
50     // Initialize Inputs
51     A = 1;
52     B = 1;
53
54     // Wait 100 ns for global reset to finish
55     #100;
56     // Initialize Inputs
57     A = 2;
58     B = 2;
59 end
```



The screenshot shows the ISE Project Navigator with the file hierarchy on the left. The main editor displays the completed Verilog code for `BCD_adder_test.v`. The code defines a module `BCD_adder_test` with inputs `A` and `B` (3-bit registers), and outputs `SUM` and `CARRY` (3-bit wires). It instantiates the `BCD_adder` module. The `initial` block initializes `A` and `B` to 0, waits 100 ns, and then sets `A` to 1 and `B` to 1. It also includes comments for waiting 100 ns for global reset to finish. The code ends with `finish;` and `end`.

```
54 // Wait 100 ns for global reset to finish
55 #100;
56 // Initialize Inputs
57 A = 2;
58 B = 2;
59
60 // Wait 100 ns for global reset to finish
61 #100;
62 // Initialize Inputs
63 A = 10;
64 B = 10;
65
66 // Wait 100 ns for global reset to finish
67 #100;
68 // Initialize Inputs
69 A = 12;
70 B = 12;
71
72 // Wait 100 ns for global reset to finish
73 #100;
74 // Initialize Inputs
75 A = 9;
76 B = 9;
77
78 // Wait 100 ns for global reset to finish
79 #100;
80
81 finish;
82 end
83 endmodule
84
85
86
87
```

Graph:




Problem 3:


Implement 4-bit BCD Adder-Subtractor in Xilinx ISE

(Provide proper snapshots and show the graphical output)

Code:




Test Bench:



The screenshot shows the ISE Project Navigator with the project "Exp_6" and the file "adder_subtractor_test.v" selected. The code in the editor is as follows:

```
25 module adder_subtractor_test;
26
27 // Inputs
28 reg [3:0] A;
29 reg [3:0] B;
30 reg M;
31
32 // Outputs
33 wire [3:0] Sum;
34 wire Carry;
35 wire Overflow;
36
37 // Instantiate the Unit Under Test (UUT)
38 adder_subtractor uut (
39     .A(A),
40     .B(B),
41     .Sum(Sum),
42     .Carry(Carry),
43     .Overflow(Overflow)
44 );
45
46
47 initial begin
48     // Initialize Inputs
49     A = 2;
50     B = 4;
51     M = 0;
52
53     // Wait 100 ns for global reset to finish
54     #100;
55     // Initialize Inputs
56     A = -7;
57     B = 4;
58     M = 0;
59 end
```


The left pane shows the project hierarchy with "adder_subtractor_test" selected. The bottom status bar indicates "Ln 106 Col 9 Verilog".



The screenshot shows the ISE Project Navigator with the project "Exp_6" and the file "adder_subtractor_test.v" selected. The code in the editor is as follows:

```
60 // Wait 100 ns for global reset to finish
61 #100;
62 // Initialize Inputs
63 A = 7;
64 B = 4;
65 M = 0;
66
67 // Wait 100 ns for global reset to finish
68 #100;
69 // Initialize Inputs
70 A = 5;
71 B = 4;
72 M = 0;
73
74 // Wait 100 ns for global reset to finish
75 #100;
76 // Initialize Inputs
77 A = 6;
78 B = 4;
79 M = 1;
80
81 // Wait 100 ns for global reset to finish
82 #100;
83 // Initialize Inputs
84 A = -3;
85 B = 4;
86 M = 1;
87
88 // Wait 100 ns for global reset to finish
89 #100;
90 // Initialize Inputs
91 A = -6;
92 B = 4;
93 M = 1;
```

The left pane shows the project hierarchy with "adder_subtractor_test" selected. The bottom status bar indicates "Ln 106 Col 9 Verilog".



Graph:

