



**Hyderabad Campus** 

Hyderabad Campus

## CS/ECE/EEE/INSTR F215:Digital Design

Lecture 23: Flipflops and analysis of clocked sequential circuits Thu, 28 Oct 2021


Dr. R. N. Ponnalagu, EEE


# The strongest factor for success is Self-esteem:

Believing you can do it, Believing You deserve it and Believing you will get it

- Latches are Level Sensitive (level triggered)
- When the control/clk input is 1, latches change state as and when the input applied to latches change.
- Unreliable operation. In JK latch race around condition occurs
- Synchronization is not possible when output of latch is applied directly or through combinational logic circuit to input of the same or another latch and all latches are controlled by same clock
- Solution: Modify latch to work as flip-flop
- Flip-flops trigger only during clock transition
- Positive transition (+ve edge: clock changes from 0 to 1)
- Negative transition(–ve edge: clock changes from 1 to 0)

love triggered Ik Latch NAND 1 **⋘ 0-**Qt >> NC No change 0 > reset






## Modifying Latches to Flipflops

• Two latches connected in a special configuration in such a way that output is isolated and prevented from being affected when the input to the flip flop is changing.

• Master- Slave Configuration




• Gate based design (Latches) which trigger only during a signal transition of synchronizing (Clock) signal and is disabled during the rest of the clock pulse.

edge triggering

Andog circuits


## Edge Triggered D Flip-Flops – Another Construction

#### D-type positive edge triggered FF



Uses 3 latches out of which
Two latches respond to
external D (data) input
and clock (clk) inputs
Third latch provides the
output of the flip-flop

10/28/2021



B

s'R' later complements of RS later Edge Triggered D Flip-Flops


Case I:

$$D = 0$$
,  $CLK = 0$ 

$$CLK = 0 \Rightarrow S=1, R=1$$

 $D_{\underline{0}}$ 

### D-type positive edge triggered FF




#### Case I:

$$D = 0$$
,  $CLK = 0$ 

$$CLK = 0 => S=1, R=1$$

$$D = 0 => B=1$$

### D-type positive edge triggered FF



#### Case I:


$$D = 0$$
,  $CLK = 0$ 

$$CLK = 0 \implies S=1, R=1$$

$$D = 0 => B=1$$

$$B=1, S=1 => A=0$$

#### D-type positive edge triggered FF



Case I:

$$D = 0$$
,  $CLK = 0$ 

$$CLK = 0 \Rightarrow S=1, R=1$$

$$D = 0 => B = 1$$

$$B=1, S=1 \Rightarrow A=0$$


$$S = 1$$
,  $R = 1$  for S'R' latch

Hence Previous state is maintained

$$A = 0$$
,  $S = 1$ ,  $R = 1$ ,  $B = 1$ 


No change

### D-type positive edge triggered FF



In case I: make CLK = 1 i.e D=0, A = 0, S = 1, R = 1, B = 1 When CLK = 1, S = 1, B=1 => R = 0

#### D-type positive edge triggered FF



$$A = 0$$
,  $S = 1$ ,  $R = 1$ ,  $B = 1$   $D = 0$ ,  $CLK = 1$ 

$$CLK = 1, S = 1, B=1 => R = 0$$

$$D = 0, R = 0 \implies B = 1$$

$$B = 1, S = 1 \implies A = 0$$

Only R changes to 0

R Changes here after one gate delay


$$A = 0$$
,  $S = 1$ ,  $R = 0$ ,  $B = 1$   
 $S = 1$ ,  $R = 0$  for S'R' latch  
Hence  $Q = 0$  and  $Q' = 1$  Reset state

If D is changed now, keeping CLK

If D changes after R has stabilized there will be no effect on output.

This is **Hold Time**.

## D-type positive edge triggered FF




#### Case II:

• 
$$D = 1$$
,  $CLK = 0$ 

• 
$$CLK = 0 \Rightarrow R = 1, S = 1$$

#### D-type positive edge triggered FF



#### Case II:

$$\bullet$$
 **D** = 1, **CLK** = 0

• 
$$CLK = 0 \Rightarrow R = 1, S = 1$$

• 
$$D = 1, R = 1 \Rightarrow B = 0$$

• 
$$B = 0, S = 1 \Rightarrow A = 1$$


• 
$$ASRB = 1110$$







#### D-type positive edge triggered FF




#### In case II make CLK = 1

- $\bullet \quad \mathbf{ASRB} = 1110$
- R=1, D=1 => B=0
- B=0, => A=1

S Q =1


#### D-type positive edge triggered FF



#### In case II make CLK = 1


- $\mathbf{ASRB} = \mathbf{1110}$
- R=1, D=1 => B=0
- B=0, => A=1
- A=1,CLK=1 => S=0 => R=1
- $SR=01 \Rightarrow SET$
- **ASRB=1010**

## D-type positive edge triggered FF



Going from D=1, CLK=0 to D=0, CLK = 1


### D-type positive edge triggered FF



Going from D=1, CLK=0 to D=0, CLK = 1

- D=0 => B=1
- $CLK=1, A=1 \Rightarrow S=0$

#### D-type positive edge triggered FF



Going from D=1, CLK=0 to D=0, CLK = 1

**ASRB=1110** 

• 
$$D=0 => B=1$$


• CLK=1, 
$$A=1 \Rightarrow S=0$$

• 
$$S=0,B=1 => A=1$$

• 
$$S=0, B=1, CLK=1 \Rightarrow R=1$$

Going from D=1, CLK=0 to D=0, CLK = 1

#### D-type positive edge triggered FF




- $D = 0 \Rightarrow B = 1$
- $CLK = 1, A = 1 \Rightarrow S = 0$
- $S = 0, B = 1 \Rightarrow A = 1$
- $S = 0, B = 1, CLK = 1 \Rightarrow R = 1$
- $SR = 01 \Rightarrow SET$
- ASRB = 1011

#### Wrong result

#### **Correct sequence will be:**

I. Go from case II to case I, i.e., let ASRB change from 1110 to 0111. Here A takes two gate delays to change.

#### D-type positive edge triggered FF



Going from D=1, CLK=0 to D=0, CLK=1

**ASRB=1110** 

- $D=0 \Rightarrow B=1$
- CLK=1,  $A=1 \Rightarrow S=0$
- $S=0,B=1 \Rightarrow A=1$
- $S=0,B=1,CLK=1 \Rightarrow R=1$
- $SR=01 \Rightarrow SET$
- ASRB=1011


Wrong result


**Correct sequence will be:** 


- 1. Go from case II to case I, i.e., let ASRB change from 1110 to 0111. Here A takes two gate delays to change. This is Setup time.
- 2. Now go from case I to D=0, CLK=1.

## JK Master - Slave FF












For a negative edge-triggered J-K flip-flop with the inputs shown below, develop the Q output waveform relative to the clock. Assume that Q is initially LOW.





10/28/2021





CLR Q=0 Preset Q=1







Dff IC 7474 ZD: 2 CK CLR OI 10 GND 1 CK 1 PB 10 1D CLR

## Flip-Flop Symbols

www.electricaltechnology.org





JK flip-flop with (a) active high preset and clear pins (b) active low preset and clear pins


Has 5 inputs named: J(set),K(reset), PR, CLR, and CLK


Has 2 outputs: Q and Q'


Set: when it stores a binary 1

Cleared (reset): when it stores a binary 0

The PR and CLR inputs always override the J,K inputs.







QA d QB =?

Inference

Inference