



Birla Institute of Technology & Science, Pilani
Hyderabad Campus

Innovate

achieve

lead



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 33: ASM_2

Thu, 02 Dec 2021

BITS Pilani

Hyderabad Campus

Dr. R. N. Ponnalagu, EEE



*“Today could be one day
closer to success*

*A little progress each day adds
up to big results”.*

Example

- Design a Digital system having two FFs **E and F**, one 4-bit binary counter **A** (individual FFs :**A3A2A1A0**).
- Initial state is the reset state: **S_idle** (state reached by application of reset_b)
- A **Start signal** initiates the operation by clearing counter A and flip-flop F.
- Counter incremented by one starting from next clock pulse, continues to increment until operations are such that it stops.
- Counter bits A2 and A3 determine sequence of operations
 - ✓ If $A2 = 0$, E is cleared to 0 and count continues
 - ✓ If $A2 = 1$, E set to 1; then if $A3=0$, count continues,
 - ✓ but if $A3 = 1$, F is set to 1 on next clock pulse and system stops counting.
- If Start = 0 system remains in initial state, but if Start = 1 cycle repeats.

- When no operations the system is in initial state *S_idle* awaiting for *Start* signal
- When input *Start* = 1, state changes to *S_1* and the counter A and flip-flop F are cleared. The register operations occur unconditionally (Moore type).
- Register A is incremented at every clock edge while machine is state *S_1*.
- In state *S_1* when the counter is incremented with every clock pulse and at the same time, one of three operations occur during clock transition either
 - ✓ E is cleared and control stays in state *S_1* (A2 = 0); or
 - ✓ E is set and control stays in state *S_1* (A2A3 = 10); or
 - ✓ E is set and control goes to state *S_2* (A2A3 = 11).
- Hence block with state *S_1* has two decision and two conditional boxes
- In state *S_2*, a Moore type control signal is asserted to set flipflop F and state changes to *S_idle*.



Sequence of operations

Counter				Flipflops		Conditions	State
A3	A2	A1	A0	E	F		
0	0	0	0	1	0	<u>A2= 0, A3=0</u>	<u>S_1</u>
0	0	0	1	0	0		
0	0	1	0	0	0		
0	0	1	1	0	0		
0	1	0	0	0	0	<u>A2=1, A3= 0</u>	
0	1	0	1	1	0		
0	1	1	0	1	0		
0	1	1	1	1	0		
1	0	0	0	1	0	A2=1, A3= 0	
1	0	0	1	0	0		
1	0	1	0	0	0		
1	0	1	1	0	0		
1	1	0	0	0	0	A2=1, A3= 1	
1	1	0	1	1	0		S_2
1	1	0	1	1	1		S_idle


TABLE 6.3

Sequence of Operations for Design Example

Counter				Flip-Flops		Conditions	State
A_3	A_2	A_1	A_0	E	F		
0	0	0	0	1	0	$A_2 = 0, A_3 = 0$	S_1
0	0	0	1	0	0		
0	0	1	0	0	0		
0	0	1	1	0	0		
0	1	0	0	0	0	$A_2 = 1, A_3 = 0$	
0	1	0	1	1	0		
0	1	1	0	1	0		
0	1	1	1	1	0		
1	0	0	0	1	0	$A_2 = 0, A_3 = 1$	
1	0	0	1	0	0		
1	0	1	0	0	0		
1	0	1	1	0	0		
1	1	0	0	0	0	$A_2 = 1, A_3 = 1$	
1	1	0	1	1	0		S_2
1	1	0	1	1	1		S_{idle}

Design of logic circuit of the controller

State diagram



$S_idle \rightarrow S_1, \text{clr_A_F:}$

$S_1 \rightarrow S_1, \text{incr_A:}$

if $(A_2 = 1)$ then set_E:

if $(A_2 = 0)$ then ~~clr_E:~~

$S_2 \rightarrow S_idle, \text{set_F:}$

$A \leftarrow 0, F \leftarrow 0$

$A \leftarrow A + 1$

$E \leftarrow 1$

$E \leftarrow 0$

$F \leftarrow 1$

State Table

	Present State		Inputs			Next State		Outputs				
Present-State Symbol	G ₁	G ₀	Start	A ₂	A ₃	G ₁	G ₀	set_E	clr_E	set_F	clr_A_F	incr_A
S_idle	0	0	0	X	X	0	0	0	0	0	0	0
S_idle	0	0	1	X	X	0	1	0	0	0	1	0
S_1	0	1	X	0	X	0	1	0	1	0	0	1
S_1	0	1	X	1	0	0	1	1	0	0	0	1
S_1	0	1	X	1	1	1	1	1	0	0	0	1
S_2	1	1	X	X	X	0	0	0	0	1	0	0

$S_idle \rightarrow 00$
 $S_1 \rightarrow 01$
 $S_2 \rightarrow 11$

$S_idle = \overline{S_1} \overline{S_2}$
 $D_{G1} = S_1 A_2 A_3$
 $D_{G0} = S_idle + S_1$

$$D_{G1} = S_1 A_2 A_3$$

$$D_{G0} = Start S_idle + S_1$$

$$set_E = S_1 A_2$$

$$clr_E = S_1 A_2'$$

$$set_F = S_2$$

$$clr_A_F = Start S_idle$$

$$incr_A = S_1$$

$$\begin{aligned}
 S_2 &= G_1 G_0 \\
 S_idle &= \overline{G_1} \overline{G_0} \\
 S_1 &= G_1 G_0'
 \end{aligned}$$

Set-E

Clr-E

Set-F

Clr-A-F

incr_A = S_1

$$\begin{aligned}
 S_1 A_2 &= \overline{G_1} G_0 A_2 \\
 S_1 A_2' &= \overline{G_1} G_0 A_2'
 \end{aligned}$$

$$S_2 = G_1 G_0$$


$$S_idle = \overline{G_1} \overline{G_0}$$

$$S_1 = G_1 G_0'$$

$$\begin{aligned}
 D_{G1} &= S_1 A_2 A_3 \\
 D_{G0} &= S_idle + S_1
 \end{aligned}$$

Set

Logic circuit of the controller



BINARY MULTIPLIER

To Multiply two unsigned binary numbers.

Sequential Multiplier

Uses One adder and a shift register.

Less hardware but takes more clock cycles to complete the operation

The process consists of successively adding and shifting copies of the multiplicand.

The product obtained from the multiplication of two binary numbers of n bits each can have up to $2n$ bits.

multiply the two binary numbers 10111 and 10011:

23	10111	multiplicand
19	10011	multiplier
	10111	
	10111	
	00000	
	00000	
	10111	
437	110110101	product

Block diagram

