BIRLA INSTITUTE OF SCIENCE AND TECHNOLOGY PILANI, HYDERABAD CAMPUS DIGITAL DESIGN LABORATORY (Session 2021-22)

Workbook

Experiment -2


Full Name of the Student:
Complete ID of the student:

Title of Experiment:

Problem 1:

Implement the three variable (X,Y,Z) based 'Odd Parity' and 'Even Parity' Generator circuits using EX-OR Gates on LT-SPICE simulation platform.


(Provide proper LTSPICE model snapshot with neat levelling and show the graphical output at all the logic gates used in the circuit)



Problem 2:

Design and implement '4-bit Binary to Grey code converter' with the help of Truth—Table on LT-SPICE simulation platform.


(Provide proper LTSPICE model snapshot with neat levelling and show the graphical output)



Problem 3:

Design and implement a two input Half- Adder circuit on LTSPICE platform.

(Provide proper LTSPICE model snapshot with neat levelling and show the graphical result containing the Inputs and Sum with Carry)



Problem 4:

Design and implement a two input Full- Adder circuit on LTSPICE platform.

(Provide proper LTSPICE model snapshot with neat levelling and show the graphical result containing the Inputs and Sum with Carry)

