



CS/ECE/EEE/INSTR F215:Digital Design

Lecture 20: Latches

Thu, 14 Oct 2021

Hyderabad Campus

Dr. R. N. Ponnalagu, EEE

Challenges are what make
life interesting.

Overcoming them is what make
life meaningful.

- Joshua J. Marine

Ret State
State
Signature
Signature One bit memory element Cross Coupling OIP of one fate

Siven as IIP to

another Q' 2 vice veses Is there any way to control the storage value? Sex broke state of the sextension of the sextens 5 Inverter

Truth table NOR gate OIP B i on any one or both


A 'i' on any one or Noth


ilps of NoR gate forces


output to 'o'


'I' > dominating ilp NoR


gat














SRTRAT Characteristic table att 13 3var N.S. 7/10 Pat pat pat 4 No change 0 Jon 1 Cars 0 0 reset NON State of RS Latel 0 z Strox Indeterminate provided SR = 0 h 0 undefine RS Latch both S & R Should not be Characteri 8tic equation at the bond