








Alu.v: Arithmeric Logic Unit Top-Hier






CLA 4: $P[3:0] \rightarrow \text{Propagate}$, $G[3:0] \rightarrow \text{Generate}$ $C[3:0] \rightarrow \text{Carry}$







$\text{Car} = C[0]$











$S[3:0] \rightarrow \text{Sum}$




Cha 16 :

$C_4, C_8, C_{12} \rightarrow \text{Count}$







zero_out: Check if output is zero.




Xor 2: (xor 16 uses this)




and 3:




and 4:




and 5:




or 3:



or 4:





or5:



(or16 uses or2, and16 uses and2).


inv16:






Shifters similar except how they start (Eg. Shifter1 starts with In[15] and 1'b0).

Shifter2 starts with In[14], 1'b0 and In[15], 1'b0

Shifter1:



shifter1.v



In shifter 2, last 2 D inputs of mux_{4-1} are zeros.
 In shifter 4, last 4 D inputs of mux_{4-1} are zeros.
 Similarly, for shifter 8, last 8 are zeros.