
Exercise 4 (Testbench for Arithmetic Block):


- You will create a testbench for an 8-bit arithmetic block.
 - Arithmetic unit can perform addition or subtraction.

$$SUM = A + B$$
 if SUB is low $SUM = A - B$ if SUB is high

- Arithmetic unit also outputs an overflow signal if the result is either to positive or too negative to represent as an 8-bit signed number.
- Code for DUT (arith.v) is provided in Exercise04 folder on Moodle



Test Benches with Verilog



- Test bench is implemented in Verilog too
 - Instantiates DUT
 - Applies Stimulus
 - Good test bench also checks results

Test Bench Example:

```
module add8bit tb();
reg [7:0] stm a, stm b; // used as stimulus for a, b
                     // used as stimulus for cin
reg stm cin;
wire [7:0] sum mon; // used to monitor sum
wire cout mon, ov mon; // used to monitor cout & ov
add8bit iDUT(.a(stm a), .b(stm b), .cin(stm_cin),
             .cout(cout mon), .sum(sum mon),
             .ov(ov mon));
initial begin
  stm a = 8'hA5;
  stm b = 8'h5A;
  stm cin = 0;
                     // result should be FF
  #5;
                        // wait 5 time units
                        // I expect more stimulus
end
endmodule
```

Exercise 4 (Testbench for Arithmetic Block):

- Your testbench is for **arith.v** (what I showed was for an adder only block)
 - The stimulus you apply should test both addition and subtraction
 - The stimulus you apply should test for overflow conditions.
 - Your testbench should include commenting telling what you are trying to test. It does not have to be self checking. We will work on that more in the future.
 - Submit arith_tb.v, and waveforms showing you ran it to the dropbox