

Administrative Matters

- · Midterm is Thursday March 10th in Psychology 113
- Synthesis tutorial March 14th, 15th & 16th
 - ✓ Monday 6:00 7:00 room B555
 - √ Tuesday 6:00 7:00 room B555
 - ✓ Wednesday 6:00 7:00 room B555
- HW3 Due Friday March 3rd @ Class
- Team Formation (teams of 3-4)
 - Start arranging your teams

Synthesis Priorities

- First there is functionality
 - Is function coded in Verilog same as synthesized netlist?
 - · Boolean correct
 - Sequential correct
 - · No uninteded latches or strange clock gating
- Next there are design rules
 - Is the fanout reasonable.
 - Are my transition times fast enough (Hot Electron)
- Finally there are performance criteria
 - Speed
 - Power
 - Area


Cost is a function of:


Synthesis is cost function driven


- - Timing
- Power In this priority order


Cost(mapping) = -Slack(mapping) + Area(mapping) + [power(mapping)] Explore mapping space to minimize


- Mapping refers to the mapping of the logic (elaborated database) to the cell library
- Synopsys is a bit like the typical ECE Student...Smart, but a touch lazy
 - Loose Constraints → Loose Design




















GUI's are for Children

- GUI's are for learning and some instances of debugging.
- Once you know the tool you will mainly work in shell mode (at least that is my preference):

unix_prompt>design_vision -shell dc_shell

Sample DC Shell Script [1]

read_file -format verilog {./source/ss_a2d_dp.v}

########################### create_clock -name "clk" -period 20 -waveform { 0 10 } { clk } set_dont_touch_network [find port clk]

setup pointer that contains all inputs except clock # set prim_inputs [remove_from_collection [all_inputs] [find port clk]]

###########################

set_drive 0.1 por_n

Sample DC Shell Script [2]

set_wire_load_model -name TSMC32K_Lowk_Conservative \
-library tcbn40lpbwptc

set_max_transition 0.10 [current_design]

######################## # Now actually synthesize for 1st time # ######################### compile -map_effort low

Sample DC Shell Script [3]

check_design

design ware component caused extra pins

report area ###########################

Take a look at max & min timings # ########################### report_timing -path full -delay max -nworst 3 report_timing -path full -delay min -nworst 3

smash the hierarchy (design ware component) ungroup -all


compile -map_effort medium


check_design


report area


write out final netlist


write –format verilog ss_a2d_dp –output ss_a2d_dp.vg



















Lets Play...fire up design_vision • Code a 64 bit accumulator • read_file –format verilog accum.v • constrain the clock to 2ns and compile • report_area → why are there only 2 combinational cells?? • check_design → why are there all these dangling nets? • write –format verilog accum –output accum.vg • ungroup –all –flatten → compile again • report_area again • report_training –delay max • now constrain clock to 1.5ns and compile again...what did area do • report_timing –delay min • set_clock_uncertainty 0.2 clk • report_timing –delay min → compile agian • report_timing –delay min → why are there still violators • set_fix_hold clk • compile again




- Design Compiler is their oldest most used tool (around in one form or another since 1986)
 - ✓ 28 years of development makes for a monster of a CAD tool









Compiling the Design

- Useful compile options include:
 - -map_effort low | medium | high (default is medium)
 - -area_effort low | medium | high (default same as map_effort)
 - -incremental_mapping (may improve already-mapped)
 - -verify (compares initial and synthesized designs)
 - -ungroup_all (collapses all levels of design hierarchy)
- New compile_ultra command
 - · Two pass high effort compile of the design
 - May want to compile normally first to get ballpark figure (higher effort == longer compilation)

Top-Down Compilation

- Use top-down compile strategy for medium to small designs
- Basic steps are:
 - Read in the entire design
 - Resolve multiple instances of any design references with uniquify
 - Apply attributes and constraints to the top level
 - Compile the design using compile or compile_ultra

read in the entire design read_file -library WORK -format verilog {E.v D.v C.v B.v A.v TOP.v} current_design TOP

Example Top-Down Script

link TOP.v to libraries and modules it references

set design constraints

set_max_area 2000 # resolve multiple references # compile the design

Will cover this a bit later compile -area_effort high

(A)

(C) (D) (E)

Bottom-Up Compile Strategy

- The bottom-up compile strategy
 - · Compile the subdesigns separately and then incorporate them
 - Top-level constraints are applied and the design is checked for violations.
- Advantages:
 - · Compiles large designs more quickly (divide-and-conquer)
 - Requires less memory than top-down compile

This is a royal

Disadvantages

- Need to develop local constraints as well as global constraints
- May need to repeat process several times to meet design goals
- Only likely to use if running into serious memory or performance issues

Resolving Multiple References

In a hierarchical design, subdesigns are often referenced by more than one cell instance

Figure 8-3 Multiple Instances of a Design Reference

Top-level design with instances


Top-level design with instances

Design Compiler memory: loaded designs

Uniquify Method

• The **uniquify** command creates a uniquely named copy of the design for each instance. Figure 8-4 Uniquify Results

current_design top uniquify compile




- Each design optimized separately
- What are advantages and disadvantages?

Compile-once-don't-touch Method

• The compile-once-don't-touch method uses the set_dont_touch command to preserve the compiled subdesign

current_design top characterize -constraints U2/U3 current_design C compile current_design top set_dont_touch {U2/U3 U2/U4}




• What are advantages and disadvantages?



• The ungroup command makes unique copies of the design and removes levels of the hierarchy

current_design B ungroup {U₃ U₄} current_design top compile



• What are advantages and disadvantages?

37

Flattening Hierarchy

 $\label{eq:continuous} \begin{array}{ll} module \ logic1(input \ a, \ c, \ e, \ output \ reg \ x); \\ always \ @ (a, \ c, \ e) \end{array}$

x = ((-a|-c) & e) | (a&c);endmodule

 $\begin{aligned} & module \ logic2(input \ a, \ b, \ c, \ d, \ output \ reg \ y); \\ & always \ @(a, \ b, \ c, \ d) \\ & y = ((((\sim a|\sim c)\&b) \mid ((a|\sim b)\&c))\&d) \mid ((a|\sim b)\&\sim d); \end{aligned}$

endmodule $module\ logic(input\ a,\ b,\ c,\ d,\ e,\ f,\ output\ reg\ z);$

wire x, y; logic1(a, c, e, x); logic2(a, b, c, d, y); always @(x, y, f) z = (-f&x) | (f&y); endmodule **Unflattened Hierarchy**

Area: 36.15 Delay: 0.25

Flattened Hierarchy

Area: 34.15 Delay: 0.25

38

Checking your Design

- Use the check_design command to verify design consistency.
 - Usually run both before and after compiling a design
 - Gives a list of warning and error messages
 - Errors will cause compiles to fail
 - Warnings indicate a problem with the current design
 - Try to fix all of these, since later they can lead to problems
 - Use check_design -summary or check_design -no_warnings to limit the number of warnings given
 - Use **check_timing** to locate potential timing problems
 - Use report_contraints -all_violators (check everything)

9

Analyzing your Design [1]

- There are several commands to analyze your design
 - report_design
 - · display characteristics of the current design
 - operating conditions, wire load model, output delays, etc.
 - · parameters used by the design
 - report_area
 - · displays area information for the current design
 - number of nets, ports, cells, references
 - area of combinational logic, non-combinational, interconnect, total

Analyzing your Design [2]

- report_hierarchy
 - displays the reference hierarchy of the current design
 - tells modules/cells used and the libraries they come from
- report_timing
 - reports timing information about the design
 - · default shows one worst case delay path
- report_resources
 - Lists the resources and datapath blocks used by the current design
- Can send reports to files
 - report_resources > cmult_resources.rpt
- Lots of other report commands available

Optimization Strategies

- Area vs. Delay Often only really optimize for one
 - "Fastest given an area constraint"
 - "Smallest given a speed constraint"
- Design Compiler Reference Manual has several pointers on synthesis settings for these goals