


Midterm Next Wednesday 25th @ 7:15PM in EH1800 Alternate is Monday 23rd @ 7:15PM in 2341 HW4 is posted. Due in 3 weeks. Friday is a synthesis exercise



Good for a fixed number of iterations Repeat count can be a variable but... It is only evaluated when the loops starts If it changes during loop execution it won't change the number of iterations Used in conjunction with @(posedge clk) it forms a handy & succinct way to wait in testbenches for a fixed number of clocks initial begin inc_DAC = 1'b1; repeat(4095) @(posedge clk); // bring DAC right up to point of rollover inc_DAC = 1'b0; inc_smpl = 1'b1; repeat(7)@(posedge clk); // bring sample count up to 7 inc_smpl = 1'b0; end

forever loops

- We got a glimpse of this already with clock generation in testbenches.
- Only a \$stop, \$finish or a specific disable can end a forever loop.

```
initial begin
clk = 0;
forever #10 clk = ~ clk;
end
```

Clock generator is by far the most common use of a forever loop

```
module datapath_tb();

// Define stimulus vectors //
// Define stimulus //
// Internatiace DUT //
// Internat
```

Simulation Example

 ModelSim simulation of above system verilog example in class.

Sequential vs Parallel > (begin/end) vs (fork/join)

- begin/end are used to form compound sequential statements. We have seen this used many times.
- fork/join are used to form compound parallel statements.
 - Statements in a parallel block are executed simultaneously
 - All delay or event based control is relative to when the block was entered
 Degin

Can be useful when you want to wait for the occurance of 2 events before flow passes on, but you don't know the order the 2 events will occur fork

@Aevent

@Bevent

join

areg = breg;
end

10

fork / join (continued) • Can be a source of races fork #5 a = b; What happens a = #5 b; #5 b = a; b = #5 a; join join Intra-assignment timing control works because the intra-assignment delay causes the values of a and b to be evaluated before the delay, and the assignments to be made after the delay begin #50 r = 'h35; #100 r = 'hE2; #50 r = 'h35; #100 r = 'hE2; #200 r = 'hF7: this produce? #150 r = 'h00; Compare & #150 r = 'h00; #150 r = 'h00; #100 r = 'hE2; contrast to #200 r = 'hF7 #200 r = 'hF7; #50 r = 'h35; ioin ioin

Plocks (begin/end) or (fork/join) can be named Local variables can be declared for the named block Variables in a named block can be accessed using hierarchical naming reference Named blocks can be disabled (i.e. execution stopped) | Module top(); | block name | initial begin; | /// I is local to block1 | // top.block1.i | ... | ... | ... | // top.block1.i | end | // end of block1 | endmodule

disable Statement • Similar to the "break" statement in C · Disables execution of the current block (not permanently) begin : break **for** (i = 0; i < n; i = i+1) **begin** : continue @(posedge clk) if (a == 0) // "continue" loop disable continue; What occurs if (a==0)? if (a == b) // "break" from loop What occurs if (a==b)? disable break; statement1 statement2 How do they differ? end end

```
Handy Use of fork/join and disable of a Named Block
                    A UART master is sending a command to a UART receiver.
                    cmd_rdy will go high when the reception is complete. However, what if cmd_rdy never goes high? Our test bench will freeze.
@(negedge clk);
rst n = 1;
                    Using fork/join and disable we can make a test bench that will
                    wait for cmd_rdy, but also time out if it never occurs.
@(negedge clk);
send_cmd = 1;
@(negedge clk);
                             // Master sends command via UART
send cmd = 0;
  // This block will error out after 70k clocks
    Sdisplay("ERROR: timed out waiting for transmission to complete"); $stop();
  end
  begin
                             // This block waits for cmd_rdy
    @ (posedge cmd rdy);
    disable timeoutl;
                             // Cancels timeout as soon as cmd_rdy occurs
  end
join
```

Assertions (only in System Verilog) • Self Checking testbenches are a must: If (result == expected) \$display("self check passed") else begin \$display("ERR: at time %t, result not same as expected",\$time); \$finish(); end • System Verilog offers an assert statement to help simplify this self check. assert (true_condition) pass_statement else fail_statement • General Syntax is shown above. Lets look at some examples next.

```
Assertions (only in System Verilog)

pass_statement

assert (result == expected) $display("self check passed")
else $fatal("ERR: at time %t, result not same as expected",$time);

fail_statement

$fatal → Throws a fatal message to output, exits the simulator (like a $finish).
$error → Throws a error message to output, continues simulation.

assert (result == expected) $display("self check passed")
else begin
$error("ERR: at time %t, result not same as expected",$time);
$stop();
end

Either pass or fail statements can be compound statements if you wrap them in begin/end
```

Assertions...immediate vs concurrent

- The examples on the previous slides were "immediate" assertions. The
 assertion condition is evaluated as the statement is encountered in the
 test bench flow. They really only offer a better more succinct way of doing
 a self-check than using an "if" statement.
- Another type of assertion available is a "concurrent" assertion. This
 allows you to define conditions that should always be true, and are
 checked at all times during simulation i.e. concurrent.

/// check that rd & wrt are never both asserted ///
/// This will be checked at every simulation tick ///
assert property (!(rd && wrt));

- The key word property distinguishes a concurrent assertion from an immediate assertion.
- Most concurrent assertions would be checked on clock ticks.

Assertions...concurrent assertions

/// when req is asserted ack should ///
/// be asserted 1 to 2 clocks later ///
assert property (@(posedge clk) req |-> ##[1:2] ack);

- The @(posedge clk) specifies the clock associated with this concurrent property. req is actually evaluated just prior to clock rise
- The implication operator (|->) had a pre-condition (antecedent sequence) and if that occurs the consequent sequence has to become true.

assert property (@(posedge clk) req |-> ##[1:2] ack);
antecedent sequence sequence sequence

• If req is becomes true then ack has to assert within 1 to 2 clock cycles

Assertions...concurrent assertions

- The ## operator
 - A ## followed by a number or range specifies the delay from the current clock tick to the beginning of the sequence that follows:
 - ## is often used with a range. For example: req|-> ##[0:3] gnt would mean gnt should be asserted 0 to 3 clock cycles after req.
- Assertions can get rather complex. Don't have to specify the entire assertion in one line (the directive line)
- Might not want to check the assertion during reset.
- · Can break assertions into multiple parts
 - sequences
 - properties
 - directive

Assertions...concurrent assertions

The waves show the desired behavior. The concurrent assertion example implements it. It breaks the assertion up into a sequence a property, and the final directive.

////Sequence Layer////
sequence tagent seq; // clock right after req, req
(-reg & gnt) ##1 (-reg & -gnt); // should be low and gnt should
endsequence // be high. Next clock both low

////Property Layer////
property req gnt prop;
@(posedge clk) // clk is used for clock ticks
disable iff (!rst_n) // will not check when resetting
reg |-> req_gnt_seq; // upon reg the sequence reg gnd_seq
endproperty // property (req_gnt_prop)
else \$display("ERR: req_gnt assertion failure at time %t",\$time);

File I/O – Why?

- If we don't want to hard-code all information in the testbench, we can use input files
- Help automate testing
 - One file with inputs
 - One file with expected outputs
- Can have a software (Python, MatLab, System C) program generate data
 - · Create the inputs for testing
 - Create "correct" output values for testing
 - Can use files to "connect" hardware/software system

Opening/Closing Files

- \$fopen opens a file and returns an integer descriptor
 integer fd = \$fopen("filename");
 integer fd = \$fopen("filename", "r");
 - If file cannot be open, returns a 0
 - Can output to more than one file simultaneously by writing to the OR (|) of the relevant file descriptors
 ✓ Easier to have "summary" and "detailed" results
- \$fclose closes the file \$fclose(fd);

22

Writing To Files

- Output statements have file equivalents
 - √ \$fmonitor()
 - √ \$fdisplay()
 - ✓ \$fstrobe()
 - √ \$fwrite() // write is like a display without the \n
- These system calls take the file descriptor as the first argument
 - √ \$fdisplay(fd, "out=%b in=%b", out, in);


23


Reading From Files


- Read a binary file: **\$fread**(destination, fd);
 - Can specify start address & number of locations too
 - Good luck! I have never used this.
- Very rich file manipulation (see IEEE Standard)

 \(\sigma \) \(\frac{1}{3} \) (seekling), \(\frac{1}{3} \) (rewind(), \(\ldots \)
- Will cover a few of the more common read commands next

24








Loading Memory Data From Files This is very useful (memory modeling & testbenches) \$readmemb("<file_name>",<memory>); \$readmemb("<file_name>",<memory>,<start_addr>,<finish_addr>);\$readmemh("<file_name>",<memory>); \$readmemh("<file_name>",<memory>,<start_addr>,<finish_addr>); \$readmemh → Hex data...\$readmemb → binary data But they are reading ASCII files either way (just how numbers are represented) // addr data @0000 10100010 // addr data //data @0000 A2 A2 @0001 10111001 @0001 B9 В9 @0002 00100011 @0002 23 23 example "binary example "hex" address is optional for the lazy

```
Testbench Example (contrived but valid)

module test and;
integer file, ī, code;
reg a, b, expect, clock;
wire out;
parameter cycle = 20;
and #4 al(out, a, b); // Circuit under test

initial begin: file_block
clock = 0;
file = $fopen("compare.txt", "r");
for (i = 0; i < 4; i=i+1) begin
@(posedge clock) // Read stimulus on rising clock
code = $fscanf(file, "%b %b %b\n", a, b, expect);
#(cycle - 1) // Compare just before end of cycle
if (expect !== out)
$strobe("%d %b %b %b %b", $time, a, b, expect, out);
end // for
$fclose(file); $stop;
end // initial
always #(cycle /2) clock = ~clock; // Clock generator
endmodule
```



functions

- Declared and referenced within a module
- Used to implement combinational behavior
 - · Contain no timing controls or tasks
- Inputs/outputs
 - · Must have at least one input argument
 - Has only one output (no inouts)
 - Function name is implicitly declared return variable
 - Type and range of return value can be specified (1-bit wire is default)


32


When to use functions?


- Usage rules:
 - May be referenced in any expression (RHS)
 - May call other functions
- Requirements of procedure (implemented as function)
 - No timing or event control
 - Returns a single value
 - Has at least 1 input
 - · Uses only behavioral statements
 - · Only uses blocking assignments (combinational)
- Mainly useful for conversions, calculations, and selfchecking routines that return boolean. (testbenches)

Function Example module word_aligner (word_out, word_in); output [7: 0] word_out; size of return value input [7: 0] word_in; // invoke function assign word_out = aligned_word(word_in); function [7: 0] aligned_word; // function declaration input [7: 0] word; begin input to function aligned_word = word; if (aligned_word != 0) while (aligned_word[7] == 0) aligned_word = aligned_word << 1; endfunction endmodule


```
Function Example [2]
 module arithmetic_unit (result_1, result_2, operand_1, operand_2,);
  output
                        [4: 0] result_1;
  output
                 [3: 0] result_2;
                                                        function call
  input
                 [3: 0] operand_1, operand_2;
  assign result_1 = sum_of_operands (operand_1, operand_2);
  assign result_2 = larger_operand (operand_1, operand_2);
  function [4: 0] sum_of_operands(input [3:0] operand_1, operand_2);
   sum_of_operands = operand_1 + operand_2;
  endfunction
                                                   function inputs
                 function output
  function [3: 0] larger_operand(input [3:0] operand_1, operand_2);
   larger_operand = (operand_1 >= operand_2) ? operand_1 : operand_2;
  endfunction
 endmodule
```







Why use Tasks? Tasks provide the ability to Execute common procedures from multiple places Divide large procedures into smaller ones Local variables can be declared & used Personally, I only use tasks in testbenches, but they are very handy there. Break common testing routines into tasks ✓ Initialization tasks ✓ Stimulus generation tasks ✓ Self Checking tasks Top level test then becomes mainly calls to tasks.





```
Task Example [Part 2]
// Continued from previous slide
task add_values;
                     // task declaration
  output reg [3: 0] SUM;
                                                  task outputs
  output reg
                     C_OUT;
              [3: 0] DATA_A, DATA_B;
  input
                                                  task inputs
  input
                     C_IN;
              \{C\_OUT, SUM\} = DATA\_A + (DATA\_B + C\_IN);
endtask
endmodule

    Could have instead specified inputs/outputs using a port list.

task add_values (output reg [3: 0] SUM, output reg C_OUT,
                input [3:0] DATA_A, DATA_B, input C_IN);
```

```
Task Example [2]
task leading_1(output reg [2:0] position, input [7:0]
   data_word);
              [7:0] temp;
    reg
    begin
                                          internal task variable
        temp = data_word;
         position = 7;
         while (!temp[7]) begin
                                NOTE:
                                "while" loops usually
           temp = temp << 1;
           position = position - 1; not synthesizable!
    end
endtask
   What does this task assume for it to work correctly?
How do tasks differ from modules?
How do tasks differ from functions?
```





Include Compiler Directives 'include filename Inserts entire contents of another file at compilation Can be placed anywhere in Verilog source Can provide either relative or absolute path names Example 1: module use_adder8(...); 'include "adder8.v" // include the tasks for adder8 Example 2: module Follower_tb(); 'include "tb_tasks.v"; Useful for including tasks and functions in multiple modules

