
ECE 551 HW3 Solution


HW3 Problem 1 (20pts) SM Design

A Single Slope A2D converter (capable of averaging 8 samples) was discussed in Lecture 1. The block diagram is shown below. On the course webpage under HW3 you will find files: ss A2D tb.v, ss A2D.v, ss A2D datapath.v, ss A2D SM shell.sv.



Hierarchy of design is as shown. Testbench instantiates DUT (ss_A2D). Which in turn instantiates datapath and statemachine. You are simply flushing out the SM code and renaming the file from ss_A2D_SM_shell.sv to ss_A2D_SM.sv. You are also simulating to prove it works.

Flush out **ss_A2D_SM_shell.sv** to complete the control (state machine). Simulate your resulting design using the provided self checking test bench. Submit your verilog for the state machine (file should be called **ss_A2D_SM.sv** to the dropbox for HW3). Also submit proof that it worked.



```
module ss A2D SM(clk,rst n,strt cnv,smp eq 8,gt,clr dac,inc dac,
              clr smp, inc smp, accum, cnv cmplt);
 input clk,rst n;  // clock and asynch reset
 input smp eq 8; // from datapath, tells when we have 8 samples
                     // gt signal, has to be double flopped
 input qt;
 output clr dac; // clear the input counter to the DAC
 output inc dac; // increment the counter to the DAC
 output clr smp;  // clear the sample counter
 output inc smp;  // increment the sample counter
 output cnv cmplt; // indicates when the conversion is complete
 typedef enum reg [1:0] {IDLE, CONV, ACCUM} state t;
 state t state, nstate; // both state and nstate of the enum state type
 reg gt ff1, gt ff2; // flops for gt metastability purposes
 /// All signals that are outputs of SM are of type logic ////
 logic clr dac, inc dac, clr smp, inc smp, accum, cnv cmplt;
 //// Infer state flops next ////
 always ff @ (posedge clk, negedge rst n)
   if (!rst n)
     state <= IDLE;
   else
     state <= nstate;
                                  See next Slide for rest
```

```
//// flop gt twice for meta-stability purposes ////
always @ (posedge clk)
  if (clr dac) begin
   gt ff1 <= 1'b0;
   gt ff2 <= 1'b0;
  end else begin
   gt ff1 <= gt;
   gt ff2 <= gt ff1;
  end
always comb begin
 //// default all outputs ////
  clr dac = 0;
  inc dac = 0;
  clr smp = 0;
  inc smp = 0;
  accum = 0;
  cnv cmplt = 0;
  nstate = IDLE;
  case (state)
   IDLE : if (strt cnv) begin
     clr dac = 1;
     clr smp = 1;
     nstate = CONV;
    CONV : if (!gt ff2) begin
     inc dac = 1;
     nstate = CONV;
    end else begin
     accum = 1;
     nstate = ACCUM;
   default : if (smp eq 8) begin // this is the accum state
      cnv cmplt = 1;
     nstate = IDLE:
    end else begin
     clr dac = 1;
     inc smp = 1;
     nstate = CONV;
    end
  endcase
end
```

HW3 Problem 2 (25pts) ESC Interface

In the vicinity of slide 38 of the Project Spec you will find a section on ESC (Electronic Speed Control). Read these slides carefully.

You will be implementing the ESC controller, with the following interface:


Signal:	Dir:	Description:
clk	in	50MHz clock Versie Voul
rst_n	in	Active low asynch resource in TKing erhaps the Size
SPEED[10:0]	in	Result from ad a Wo so per synthetic
OFF[9:0]	in	Description: 50MHz clock Active low asynch recompression of the demonstration of the demonstration of the same speed. This offset is the same speed. This offset is the same speed. This offset is the same speed. The signal of the same speed. The signal of the same speed.
PWM E	very D	EO-No but to speed. It is effectively a PWM signal.

• If both SPEED the PWM width


For every count \ SPEED or OFF

This problem will have been completed as part of ESC_interface.sv that was checked off in class. in class exercises. Just submit your

Pulse width determines motor speed, 1ms = slowest/stopped 2ms = fastest




What is UART (RS-232)




- wors for falling edge of Start bit. Counts off 1.5 bit times and starts shifting (right shifting since LSB is first) data into a register.
- Transmitter sits idle till told to transmit. Then will shift out a 9-bit (start bit appended) register at the baud rate interval.

UART Receiver/Transmitter



A host computer will send commands to the Logic Analyzer via a UART serial peripheral


Signal:	Dir:	Description
clk,rst_n	in	100MHz system clock & active low reset
RX	in	Serial data carrying command from host computer
rdy	out	Asserted when a byte has been received. Falls when new start bit comes, or when <i>clr_rdy</i> knocks it down.
cmd[7:0]	out	Byte received (serves as command to LA)
clr_rdy	in	Asserted to knock down the rdy signal.



The follower sends responses back to the host computer. These reponses are sent via a UART serial peripheral.

Signal:	Dir:	Description
clk,rst_n	in	100MHz system clock & active low reset
TX	out	Serial data output back to host
trmt	in	Asserted for 1 clock to initiate transmission
tx_data[7:0]	in	Byte to transmit (response from LA)
tx_done	out	Asserted when byte is done transmitting. Stays high till next byte transmitted.

Possible Topology of UART_tx



HW3 Problem 3 (20pts) UART Transmitter

Implement a the UART Transmitter (**UART_tx.sv**).

Make a simple test bench for it. This is one instance in which I would not spend too much time on the test bench. You can just instantiate your transmitter and send a few bytes. Verify the correct functionality (including baud rate) by staring at the green waveforms. You will make a more comprehensive test bench in the next problem.

Submit **UART_tx.sv** to the dropbox for HW3.

HW3 Problem 4 (25pts + 10pts) UART Receiver

Implement a the UART Receiver (**UART_rcv.sv**).

Since you have a transmitter too, it is now easy to make a self checking test bench. Architect the test bench as shown. Does the 8-bit value you transmit match the value you receive when the transmission completes?

Submit **UART_rcv.sv** and your test bench to the dropbox for HW3.

