RISC-V Instruction Format

31	27	26	25	24		20	19	15	14	12	11	7	6	0
	funct7			rs2			rs1		funct3		rd		opcode	
imm[11:0]					rs.	rs1 funct3		rd		opcode				
i	mm[11:5	L:5] rs2		rs1		funct3		imm[4:0]		opcode				
im	imm[12 10:5] rs2		rs1		fun	ct3	imm[4:1 11]		opcode					
imm[31:12]								rd opco		ode				
imm[20 10:1 11 19:12]								rd opc		ode				

R-type I-type S-type B-type U-type J-type

RV32I Base Instruction Set

	imm[31:12]	rd 0110111 LUI				
	imm[31:12]	rd	0010111	AUIPC		
imr	n[20 10:1 11 19	9:12]		rd	1101111	JAL
imm[11:0)]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0)]	rs1	000	rd	0000011	LB
imm[11:0)]	rs1	001	rd	0000011	LH
imm[11:0)]	rs1	010	rd	0000011	LW
imm[11:0)]	rs1	100	rd	0000011	LBU
imm[11:0)]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0)]	rs1	000	rd 0010011		ADDI
imm[11:0)]	rs1	010	rd	0010011	SLTI

ı			I	ı	1	I I	
in	nm[11:0]		rs1	011	rd	0010011	
in	nm[11:0]		rs1	100	rd	0010011	
in	nm[11:0]		rs1	110	rd	0010011	
in	nm[11:0]		rs1	111	rd	0010011	
0000000)	shamt	rs1	001	rd	0010011	
0000000)	shamt	rs1	101	rd	0010011	
0100000)	shamt	rs1	101	rd	0010011	
0000000)	rs2	rs1	000	rd	0110011	
0100000)	rs2	rs1	000	rd	0110011	
0000000)	rs2	rs1	001	rd	0110011	
0000000)	rs2	rs1	010	rd	0110011	
0000000)	rs2	rs1	011	rd	0110011	
0000000)	rs2	rs1	100	rd	0110011	
0000000)	rs2	rs1	101	rd	0110011	
0100000)	rs2	rs1	101	rd	0110011	
0000000)	rs2	rs1	110	rd	0110011	
0000000)	rs2	rs1	111	rd	0110011	
fm	pred	succ	rs1	000	rd	0001111	
000	000000000		00000	000	00000	1110011	
000	000000001		00000	000	00000	1110011	

SLTIU

XORI

ANDI

SLLI

SRLI

SRAI

ADD

SUB

SLL

SLT

SLTU

XOR

SRL

SRA

OR

AND

FENCE

ECALL

EBREAK

ORI