2.1 Module Explanation

Adder. v	Adder.v module have two inputs, data1_in and data2_in, both are 32 bits, one output, data_o which is also 32 bits. In Adder.v, data1_in and data2_in will be added and the result is assigned to data_o. The data_o is used in PC.v as pc_i which contain the value of current PC + 4					
ALU. v	ALU. v module have three inputs, data1_i and data2_i are 32 bits while ALUCtr1_i is 3 bits, two outputs, data_o which is 32 bits and Zero_o which is 1 bit. A register of size 32 bits is declared for data_o. By using the case statements, ALU. v perform different operation corresponded to ALUCtr1_i as shown in the table below: ALUCtr1_i Instr					
Sign_Extend. v	<pre>Sign_Extend. v module have one input, data_i which is 12 bits and one output, data_o which is 32 bits. The 12 bits data_i is signed extended by using the concatenation operator of Verilog. Data_o = \$signed({{20{data_i[11]}}}, data_i[11:0]}) The data_o is used in MUX32. v as the second input data, data2_i.</pre>					

MUX32.v module have 3 inputs, data1_i and data2_i which both 32 bits and select_i which is 1 bits, one output, data o which is 32 bits.

In MUX32.v, the select_i is used to decide which input data is assign to data_o.

MUX32. v

select_i	data_o	
0	datal_i	
1	data2_i	

The data_o is used in ALU.v as the second input data, data2_i for operation.


CPU.v modeule have three inputs, clk_i, rst_i and start_i which all in 1 bit.

clk_i is the clock of the single cycle datapath
rst_i is used in PC.v to decide whether reset the PC to 0.
start_i is used in PC.v to decide whether next PC is pc_i.
A wire, Four of size 32 bits is declared and assign 32' d4
to be used as the input for data2 i in Add PC().

A wire, **Zero** of size 1 bit is declared and used to receive the value of **Zero o** in ALU().

For those modules in **CPU.v**, the input ports and output ports are connected as shown in the datapath diagram below by a wire declared with corresponded size between two end.

CPU. v



Control.v module have one input, Op_i which is 7 bits and three outputs, ALUOp_o which is 2 bits, ALUSrc_o and RegWrite_o which both 1 bit.

The Op_i is the opcode of an instruction.

Three registers are declared for three outputs with corresponding size.

In Control.v, Op_i is used to determined the value of three outputs based on the table below:

Control. v

0p_i	ALU0p_o	ALUSrc_o	RegWrite_o
0110011	10	0	1
0010011	00	1	1

ALUOp_o is used in ALU_Control.v to determine which operation to be performed by the instruction ALUSrc_o is used in MUX32.v to determine either datal_i or data2_i is choose.

RegWrite_o is used in Registers.v to decide whether Write Data, RDdata_i is written to register of address RDaddr_i.

ALU_Control.v module have two inputs, funct_i which is 10 bits and ALUOp_i which is 2 bits, one output, ALUCtrl_o which is 3 bits.

funct_i is a concatenation of instruction [31:25] and instruction [14:12].

A register of size 3 bits is declared for ALUCtrl_o. By using case statements and if-else statements, ALU_Control.v assign different value to ALUCtrl_o based on the value of funct i and ALUOp i.

ALU_Control.

	fund	et_i		
ALUOp_i	funct_i	funct_i	Instruction	ALUCtrl_o
	[9:3]	[2:0]		
10	0000000	111	and	000
	0000000	100	xor	001
	0000000	001	s11	010
	0000000	000	add	011
	0100000	000	sub	100
	0000001	000	mu1	101
00	X	000	addi	110
	X	101	srai	111

ALUCtrl_o is used in ALU.v to determine which operation to be performed.

2.2 Module Explanation

The OS used : CSIE Workstation

The Compiler used : iverilog