

2.1 Module Explanation

Adder.v	<p>Adder.v module have two inputs, data1_in and data2_in, both are 32 bits, one output, data_o which is also 32 bits.</p> <p>In Adder.v, data1_in and data2_in will be added and the result is assigned to data_o.</p> <p>The data_o is used in PC.v as pc_i which contain the value of current PC + 4</p>																											
ALU.v	<p>ALU.v module have three inputs, data1_i and data2_i are 32 bits while ALUCtrl_i is 3 bits, two outputs, data_o which is 32 bits and Zero_o which is 1 bit.</p> <p>A register of size 32 bits is declared for data_o.</p> <p>By using the case statements, ALU.v perform different operation corresponded to ALUCtrl_i as shown in the table below:</p> <table> <tr> <th>ALUCtrl_i</th> <th>Instr</th> <th>Operation</th> </tr> <tr> <td>000</td> <td>and</td> <td>data_o <= \$signed(data1_i) & \$signed(data2_i);</td> </tr> <tr> <td>001</td> <td>xor</td> <td>data_o <= \$signed(data1_i) ^ \$signed(data2_i);</td> </tr> <tr> <td>010</td> <td>sll</td> <td>data_o <= \$signed(data1_i) << data2_i;</td> </tr> <tr> <td>011</td> <td>add</td> <td>data_o <= \$signed(data1_i) + \$signed(data2_i);</td> </tr> <tr> <td>100</td> <td>sub</td> <td>data_o <= \$signed(data1_i) - \$signed(data2_i);</td> </tr> <tr> <td>101</td> <td>mul</td> <td>data_o <= \$signed(data1_i) * \$signed(data2_i);</td> </tr> <tr> <td>110</td> <td>addi</td> <td>data_o <= \$signed(data1_i) + \$signed(data2_i);</td> </tr> <tr> <td>111</td> <td>srai</td> <td>data_o <= \$signed(data1_i) >>> data2_i[4:0];</td> </tr> </table> <p>The result of the operation is assigned to data_o. data_o is the result of an instruction and also the write data, RDdata_i in Registers.v.</p>	ALUCtrl_i	Instr	Operation	000	and	data_o <= \$signed(data1_i) & \$signed(data2_i);	001	xor	data_o <= \$signed(data1_i) ^ \$signed(data2_i);	010	sll	data_o <= \$signed(data1_i) << data2_i ;	011	add	data_o <= \$signed(data1_i) + \$signed(data2_i);	100	sub	data_o <= \$signed(data1_i) - \$signed(data2_i);	101	mul	data_o <= \$signed(data1_i) * \$signed(data2_i);	110	addi	data_o <= \$signed(data1_i) + \$signed(data2_i);	111	srai	data_o <= \$signed(data1_i) >>> data2_i [4:0];
ALUCtrl_i	Instr	Operation																										
000	and	data_o <= \$signed(data1_i) & \$signed(data2_i);																										
001	xor	data_o <= \$signed(data1_i) ^ \$signed(data2_i);																										
010	sll	data_o <= \$signed(data1_i) << data2_i ;																										
011	add	data_o <= \$signed(data1_i) + \$signed(data2_i);																										
100	sub	data_o <= \$signed(data1_i) - \$signed(data2_i);																										
101	mul	data_o <= \$signed(data1_i) * \$signed(data2_i);																										
110	addi	data_o <= \$signed(data1_i) + \$signed(data2_i);																										
111	srai	data_o <= \$signed(data1_i) >>> data2_i [4:0];																										
Sign_Extend.v	<p>Sign_Extend.v module have one input, data_i which is 12 bits and one output, data_o which is 32 bits.</p> <p>The 12 bits data_i is signed extended by using the concatenation operator of Verilog.</p> <p style="text-align: center;">Data_o = \$signed({20{data_i[11]}}, data_i[11:0]))</p> <p>The data_o is used in MUX32.v as the second input data, data2_i.</p>																											

MUX32.v


MUX32.v module have 3 inputs, **data1_i** and **data2_i** which both 32 bits and **select_i** which is 1 bits, one output, **data_o** which is 32 bits.
In MUX32.v, the **select_i** is used to decide which input data is assign to **data_o**.

select_i	data_o
0	data1_i
1	data2_i

The **data_o** is used in ALU.v as the second input data, **data2_i** for operation.

CPU.v

CPU.v modeule have three inputs, **clk_i**, **rst_i** and **start_i** which all in 1 bit.
clk_i is the clock of the single cycle datapath
rst_i is used in PC.v to decide whether reset the PC to 0.
start_i is used in PC.v to decide whether next PC is **pc_i**.
A wire, **Four** of size 32 bits is declared and assign 32' d4 to be used as the input for **data2_i** in Add_PC().
A wire, **Zero** of size 1 bit is declared and used to receive the value of **Zero_o** in ALU().
For those modules in CPU.v, the input ports and output ports are connected as shown in the datapath diagram below by a wire declared with corresponded size between two end.



Control.v	<p>Control.v module have one input, Op_i which is 7 bits and three outputs, ALUOp_o which is 2 bits, ALUSrc_o and RegWrite_o which both 1 bit.</p> <p>The Op_i is the opcode of an instruction.</p> <p>Three registers are declared for three outputs with corresponding size.</p> <p>In Control.v, Op_i is used to determined the value of three outputs based on the table below:</p> <table><tr><th>Op_i</th><th>ALUOp_o</th><th>ALUSrc_o</th><th>RegWrite_o</th></tr><tr><td>0110011</td><td>10</td><td>0</td><td rowspan="2">1</td></tr><tr><td>0010011</td><td>00</td><td>1</td></tr></table> <p>ALUOp_o is used in ALU_Control.v to determine which operation to be performed by the instruction</p> <p>ALUSrc_o is used in MUX32.v to determine either data1_i or data2_i is choose.</p> <p>RegWrite_o is used in Registers.v to decide whether Write Data, RDdata_i is written to register of address RDaddr_i.</p>	Op_i	ALUOp_o	ALUSrc_o	RegWrite_o	0110011	10	0	1	0010011	00	1																														
Op_i	ALUOp_o	ALUSrc_o	RegWrite_o																																							
0110011	10	0	1																																							
0010011	00	1																																								
ALU_Control.v	<p>ALU_Control.v module have two inputs, funct_i which is 10 bits and ALUOp_i which is 2 bits, one output, ALUCtrl_o which is 3 bits.</p> <p>funct_i is a concatenation of instruction [31:25] and instruction [14:12].</p> <p>A register of size 3 bits is declared for ALUCtrl_o.</p> <p>By using case statements and if-else statements, ALU_Control.v assign different value to ALUCtrl_o based on the value of funct_i and ALUOp_i.</p> <table><tr><th rowspan="2">ALUOp_i</th><th colspan="2">funct_i</th><th rowspan="2">Instruction</th><th rowspan="2">ALUCtrl_o</th></tr><tr><th>funct_i [9:3]</th><th>funct_i [2:0]</th></tr><tr><td rowspan="6">10</td><td>0000000</td><td>111</td><td>and</td><td>000</td></tr><tr><td>0000000</td><td>100</td><td>xor</td><td>001</td></tr><tr><td>0000000</td><td>001</td><td>sll</td><td>010</td></tr><tr><td>0000000</td><td>000</td><td>add</td><td>011</td></tr><tr><td>0100000</td><td>000</td><td>sub</td><td>100</td></tr><tr><td>0000001</td><td>000</td><td>mul</td><td>101</td></tr><tr><td rowspan="2">00</td><td>X</td><td>000</td><td>addi</td><td>110</td></tr><tr><td>X</td><td>101</td><td>srai</td><td>111</td></tr></table> <p>ALUCtrl_o is used in ALU.v to determine which operation to be performed.</p>	ALUOp_i	funct_i		Instruction	ALUCtrl_o	funct_i [9:3]	funct_i [2:0]	10	0000000	111	and	000	0000000	100	xor	001	0000000	001	sll	010	0000000	000	add	011	0100000	000	sub	100	0000001	000	mul	101	00	X	000	addi	110	X	101	srai	111
ALUOp_i	funct_i		Instruction	ALUCtrl_o																																						
	funct_i [9:3]	funct_i [2:0]																																								
10	0000000	111	and	000																																						
	0000000	100	xor	001																																						
	0000000	001	sll	010																																						
	0000000	000	add	011																																						
	0100000	000	sub	100																																						
	0000001	000	mul	101																																						
00	X	000	addi	110																																						
	X	101	srai	111																																						

2.2 Module Explanation

The OS used : CSIE Workstation

The Compiler used : iverilog