

- | | | | | | |
|-----------|------------|-------------|--|----------|-----|
| 11 | (a) | (i) | <i>either</i> series of 'highs' and 'lows' <i>or</i> two discrete values with no intermediate values | M1
A1 | [2] |
| | | (ii) | e.g. noise can be eliminated (NOT 'no noise')
signal can be regenerated
addition of extra data to check for errors
larger data carrying capacity
cheaper circuits
more reliable circuits (<i>any three, 1 each</i>) | B3 | [3] |

Page 6	Mark Scheme	Syllabus	Paper
	GCE A LEVEL – October/November 2013	9702	43

- (b) (i) 1. amplifier B1 [1]
2. digital-to-analogue converter (*allow DAC*) B1 [1]
- (ii) output of ADC is number of digits all at one time B1
- parallel-to-serial sends digits one after another B1 [2]