CMOS 8-BIT SINGLE-CHIP MICROCOMPUTER (TLCS-48C)

TMP80C49AP/TMP80C49AP-6 TMP80C39AP/TMP80C39AP-6 TMP80C49AU/TMP80C49AU-6

1. GENERAL DESCRIPTION AND FEATURES

The TMP80C49A is a single chip microcomputer fabricated in Silicon Gate CMOS technology which provides internal 8-bit parallel architecture.

The following basic architectural functions of a computer have been included in a single chip; an 8-bit CPU, 128×8 RAM data memory, 2K×8 ROM program memory, 27 I/O lines and an 8-bit timer/event counter.

The TMP80C49A is particularly efficient as a controller. It has extensive bit handling capability as well as facilities for both binary and BCD arithmetic.

The TMP80C39A/-6 is the equivalent of a TMP80C49A/-6 without ROM program memory on chip. By using this device with external EPROM or RAM, software debugging becomes easy.

The TMP80C49AP/-6 and TMP80C39AP/-6 are in a standard Dual Inline Package. The TMP80C49AU/-6 is in a 44-pin Micro Flat Package.

FEATURES

TMP80C49AP/TMP80C39AP/TMP80C49AU

1.36µs Instruction Cycle Time -40° C to 85°C, 5V $\pm 10\%$

TMP80C49AP-6/TMP80C39AP-6/TMP80C49AU-6

2.5 us Instruction Cycle Time -40° C to 85°C. 5V $\pm 20\%$

- Software Upward Compatible with TMP8049AP/INTEL's 8049
- 2K×8 masked ROM / 128×8 RAM
- Low Power

10mA MAX. in Normal Operation $(V_{CC}=5V, f_{XTAL}=6MHz)$ 10µA MAX. in Power Down Mode $(V_{CC}=5V, f_{XTAL}: DC)$

- Power Down Mode (Stand-by Mode)
- Halt Mode (Idle Mode)

2. PIN CONNECTIONS AND PIN FUNCTIONS

2.1 Pin Connections (Top View)



Figure 2.1 (1) DIP Pin Connections




Figure 2.1 (2) Micro Flat Package Pin Connections

2.2 Pin Names And Pin Description

• V_{SS} (Power Supply)

Circuit GND potential

V_{CC} (Power Supply)

+5V during operation

• \overline{PS} (Input)

The control signal for the power saving at the power down mode (Active Low)

PROG (Output)

Output strobe for the TMP82C43P I/O expander.

• P₁₀-P₁₇ (Input/Output) Port 1

8-bit quasi-bidirectional port (Internal Pullup $\approx 50 \text{K}\Omega$).

• P₂₀-P₂₇ (Input/Output) Port 2

8-bit quasi-bidirectional port (Internal Pullup $\approx 50 \text{K}\Omega$).

P₂₀-P₂₃ contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for the TMP82C43P.

DB₀-DB₇ (Input/Output, Tri-State)

True bidirectional port which can be written or read synchronously using the \overline{RD} , \overline{WR} strobes. The port can also be statically latched. Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of \overline{PSEN} .

Also contains the address and data during an external RAM data store instruction, under control of ALE, \overline{RD} , and \overline{WR} .

• T₀ (Input/Output)

Input pin testable using the conditional transfer instructions JT0 and JNT0. To can be designated as a clock output using ENT0 CLK instruction.

• T_1 (Input)

Input pin testable using the JT1 and JNT1 instruction. Can be designated the event counter input using the timer/STRT CNT instruction.

• INT (Input)

External interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low)

• RD (Output)

Output strobe activated during a Bus read. Can be used to enable data onto the Bus from an external device. Used as a Read Strobe to External Data Memory (Active Low).

• WR (Output)

Output strobe during a Bus write (Active Low). Used as a Write Strobe to External Data Memory.

• RESET (Input)

Active Low signal which is used to initialize the Processor. Also used during the power down mode.

• ALE (Output)

Address Latch Enable. This signal occurs once during each cycle and is useful as a clock output. The negative edge of ALE strobes address into external data and program memory.

PSEN (Output)

Program Store Enable. This output occurs only during a fetch to external program memory (Active Low).

• \overline{SS} (Input)

Single step input can be used in conjunction with ALE to "single step" processor through each instruction when \overline{SS} is low the CPU is placed into a wait state after it has completed the instruction being executed. Also used during the power down mode.

• EA (Input)

External Access input which forces all program memory fetches to reference external memory. Useful for emulation and debug and essential for testing and program verification. (Active High)


• XTAL₁ (Input)

One side of crystal input for internal oscillator. Also input for external source.

• XTAL 2 (Input)

Other side of crystal input.

2.3 Block Diagram



 $Note \ 1: \qquad The \ lower \ order \ 4 \ bit \ of \ port \ 2 \ output \ latch \ are \ used \ also \ for \ input/output \ operations$

with the I/O expander.

Note 2: The output latch of port 0 is also used for address output.

Figure 2.3 Block Diagram

3. MACHINE INSTRUCTION

The following symbols and codes are used in the list of machine instruction.

Symbol	Meaning
Rr	Working register (0 < r < 7)
Pp	I/O port address P; (0 < p < 7)
JBb	Branch instruction in accordance with bit content (b) of operand
aH	Higher order 3 bits of a
aM	Medium order 4 bits of a
aL	Lower order 4 bits of a
aML	Medium order or lower order 8 bits of a
(a)	Content of a
[(a)]	Content of RAM addressed by a
EXT[(a)]	Content of external RAM addressed by a
PRO[(a)]	Content of ROM addressed by a
a <m></m>	Value at bit position m of a
a <m:n></m:n>	Value at bit position m to n of a
a←b	Store a into b
a↔b	Exchange a for b
•	Connection
ă	1 complement of a
a+b	a plus b (Addition)
a-b	a minus b (Subtraction)
a∧b	Logical AND for a and b
a∨b	Logical OR for a and b
a∀b	Exclusive OR for a and b
a=b	a is equal to b
a<>b	a is not equal to b
(a) BCD	Converted value of accumulator

List of TLCS-48 Machine Instruction (1/4)

TEM		sembler	Object ((1st (2nd)	Function		Flag	Cycle
_	Mn	iemonic	Bin	Hex			C, AC	
		A , Rr	01101rrr	68+r	(A)←(A)+(Rr)	r=0~7	‡‡	1
	ADD	A ,@Rr	0110000r	60+r	(A)←(A)+[(Rr)]	r=0,1	1 T T	1
	ADD	A ,#i	00000011	03	(A)←(A)+i		† ‡ ‡	2
	İ		11111111	ii				
	ADDC	A , Rr	01111rrr	78+r	(A)←(A)+(Rr)+(c)	r=0~7	11	1
	ADDC	A ,@Rr	0111000r	70+r	(A)←(A)+[(Rr)]+(c)	r=0,1	11	1
	ADDC	A ,#i	00010011	13	(A)←(A)+i+(c)		11	2
			111111111	ii				
	ANL	A , Rr	01011rrr	58+r	(A)←(A) ∧(Rr)	r=0~7		1
	ANL	A ,@Rr	0101000r	50+r	(A)←(A) ∧[(Rr)]	r=0,1		1 1 2
ction	ANL	A ,#i	01010011	53	(A)←(A) ∧i			2
	1		11111111	ii				
o l	ORL	A , Rr	01001rrr	48+r	(A)←(A) ∨(Rr)	r=0~7		1
stru	ORL	A ,@Rr	0100000r	40+r	(A)←(A) ∨[(Rr)]	r=0,1		1
s t	ORL	A ,#i	01000011	43	(A)←(A) ∨i			2
	1		11111111	ii				
	XRL	A , Rr	11011rrr	D8+r	(A)←(A) ∀(Rr)	r=0~7		1
_	XRL	A ,@Rr	1101000r	D0+r	(A)←(A) ∀[(Rr)]	r=0,1		1
ato	XRL	A ,#i	11010011	D3	(A)←(A) ∀i			2
-O	ĺ		111111111	ii				
c c u m u l	INC	A	00010111	17	(A)←(A)+1			1
ן ב	DEC	Α	00000111	07	(A)←(A)~1			1
O O	CLR	Α	00100111	27	(A)←0			1
⋖	CPL	Α	00110111	37	(A)←NOT(A)			1
	DA	Α	01010111	57	(A)←(A)BCD		‡	1 1
	SWAP	Α	01000111	47	(A)<7:4> ↔(A)<3:0>			1
	RL	Α	11100111	E7	(A) <n+1> ←(A)<n></n></n+1>	······		1
					(A)<0> ←(A)<7>	n=0~6]	
	RLC	Α	11110111	F7	(A) <n+1> ←(A)<n></n></n+1>		Î	1
					(C)←(A)<7>		•	
					(A)<0> ←(C)	n=0~6		
	RR	Α	01110111	77	(A) <n> ←(A)<n+1></n+1></n>	n=0~6		1
					(A)<7> ←(A)<0>			
	RRC	Α	01100111	67	(A) <n> ←(A)<n+1></n+1></n>		Î	1
					(C)+(A)<0>		•	
					(A)<7> ←(C)	n=0~6		
	IN	A , Pp	000010pp	08+p	(A)←(Pp)	P=1,2	1	2
	OUTL	Pp, A	001110pp	38+p	(Pp) ←(A)	P=1,2		2
0	ANL	Pp,#i	100110pp	98+p	(Pp) ←(Pp)∧i	P=1,2		2
_		•	11111111	ii			}	
1	ORL	Pp,#i	100010pp	88+p	(Pp) ←(Pp)∨i	P=1,2		2
1		•	11111111	11				

List of TLCS-48 Machine Instruction (2/4)

TINS	Cycle	Flag	Function)	Object ((1st (2nc	Assembler Mnemonic	TEM
OUTL BUS, A 00000010 02 (BUS)+(AC)	1	C, AC		Hex	Bin	winemonic	-
ANL BUS,#i 10011000 98 (BUS)+(BUS) \(\sqrt{A} \)	2			08	00001000	INS A , BUS	
ORL BUS,#i 10001000 88 (BUS)+(BUS) Vi	2		(BUS)←(AC)	02	00000010	1	
ORL BUS,#i 10001000 88 (BUS)+(BUS) √1	2		(BUS)←(BUS) ∧i	98	10011000	ANL BUS,#i	
MOVD A , Pp 000011pp 0C+p (A)(3:0) + (Pp) p=4-7				ii	11111111		,
MOVD A , Pp	2		(BUS)←(BUS) ∨i	l .	10001000	ORL BUS,#i	0
MOVD A , Pp				ii	11111111		~
MOVD Pp. A 001111pp 3C+p (Pp) +(A)<3:0> p=4~7	2			0C+p	000011pp	MOVD A , Pp	_
ANLD Pp, A 100111pp 9C+p (Pp) + (Pp) / (A) < 3:0 > p=4-7			(A)<7:4> ←0				
ORLD Pp, A 100011pp 8C+p (Pp) + (Pp) \((A) < 3:0 \) p = 4-7	2		(Pp) ←(A)<3:0> p=4~7		f		
INC	2		(Pp) ←(Pp)∧(A)<3:0> p=4~7		************************		
(1) INC QRr 0001000r 10+r [(Rr)] + [(Rr)] + 1 r=0.1 DEC Rr 11001rr C8+r (Rr) + (Rr) - 1 r=0~7 JMP a			(Pp) ←(Pp)∨(A)<3:0> p=4~7				
DEC Rr	1				····		
JMP a	1] <i></i>			(1)
AML	1		4 3 · · · · · · · · · · · · · · · · ·		ļ		
JMPP @A	2			aH+4		JMP a	
DJNZ Rr, a							
AML if(Rr) ≠0then(PC)<7:0>+aML else no operation JC a	2						
Second operation Second color	2			E8+r		DJNZ Rr, a	
JC a			, , ,		aML		
Second				ļ <u></u>			
Signature Sig	2			16		JL a	
JTO a O0110110 36 if T0=1 then(PC)<7:0>←aML else no operation JNTO a O0100110 26 if T0=0 then(PC)<7:0>←aML else no operation JT1 a O1010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a I0110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a O1110110 76 if F1=1 then(PC)<7:0>←aML else no operation						380	2
JTO a O0110110 36 if T0=1 then(PC)<7:0>←aML else no operation JNTO a O0100110 26 if T0=0 then(PC)<7:0>←aML else no operation JT1 a O1010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a I0110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a O1110110 76 if F1=1 then(PC)<7:0>←aML else no operation	2			E6		JNC a	0
JTO a O0110110 36 if T0=1 then(PC)<7:0>←aML else no operation JNTO a O0100110 26 if T0=0 then(PC)<7:0>←aML else no operation JT1 a O1010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a I0110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a O1110110 76 if F1=1 then(PC)<7:0>←aML else no operation		ļ	I			17	c t
JTO a	2			Co		JZ a	Ď
JTO a O0110110 36 if T0=1 then(PC)<7:0>←aML else no operation JNTO a O0100110 26 if T0=0 then(PC)<7:0>←aML else no operation JT1 a O1010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a I0110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a O1110110 76 if F1=1 then(PC)<7:0>←aML else no operation	ļ		I		ļ	1N7 o	t
JTO a O0110110 36 if T0=1 then(PC)<7:0>←aML else no operation JNTO a O0100110 26 if T0=0 then(PC)<7:0>←aML else no operation JT1 a O1010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JNT1 a O1000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a I0110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a O1110110 76 if F1=1 then(PC)<7:0>←aML else no operation	2	+	1	96		JIVZ a	u s
Second	2			26		1TO 2	-
Solution Solution	2		1	30		010 a	c h
AML else no operation	2				·	INTO a	⊏
JT1 a 01010110 56 if T1=1 then(PC)<7:0>←aML else no operation JNT1 a 01000110 46 if T1=0 then(PC)<7:0>←aML else no operation JF0 a 10110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a 01110110 76 if F1=1 then(PC)<7:0>←aML	'		` '	20		JUNIO a	<u> </u>
aML	2					1T1 2	8
JNT1 a	'			30	1	011 0	
aML else no operation	2					INT1 2	
JFO a 10110110 B6 if F0=1 then(PC)<7:0>←aML else no operation JF1 a 01110110 76 if F1=1 then(PC)<7:0>←aML	-		, ,	70	1	00011 4	
aML else no operation JF1 a 01110110 76 if F1=1 then(PC)<7:0>←aML	2	·	I	B6			
JF1 a 01110110 76 if F1=1 then(PC)<7:0>←aML	'		1 ,	50			
	2			76		JF1 a	
ן ווערוב ווער או דערואל אינואל אינו	'			'	ł.	" "	
JTF a 00010110 16 if TF=1 then(PC)<7:0>←aML	2	·[····		16		JTF a	
aML else no operation			, ,	10		[··· •	

^{(1) ·····} Register Instruction

List of TLCS-48 Machine Instruction (3/4)

TEM	Assembler	Object ((1st (2nd)	Function	Flag	Cycle
-	Mnemonic	Bin	Hex		C, AC	
	JNI a	10000110	86	if INT =0 then(PC)<7:0>←aML		2
		aML		else no operation		
(2)	JBb a	bbb10010	b+12	if (A) =1 then		2
	,	aML		(PC)<7:0>←aML	Į	
				else no operation b=0~7		
	CALL a	aH10100	aH+14	[(SP)] ←(PSW)<7:4>·(PC)		2
İ		aML		(SP) ←(SP)+1		
1	,			(PC)<10:0> ←a		
(3)	RET	10000011	83	(PC)<11> ←(DBF) (SP)←(SP)−1		2
(3)	I NE I	10000011	03	(Sr) (Sr) 1 (PC) +[(SP)]<11:0>		١
	RETR	10010011	93	(SP)+(SP)-1	1 i	2
	I NET I	10010011	30	(PC) ←[(SP)]<11:0>	* *	-
				(PSW)<7:4> ←[(SP)]<15:12>		
	CLR C	10010111	97	(C)←0		1
	CPL C	10100111	A7	(C)←NOT(C)		1
///	CLR F0	10000101	85	(F0) ←0		1
(4)	CPL F0	10010101	95	(F0) ←NOT(F0)		1
	CLR F1	10100101	A5	(F1) ←0		1
	CPL F1	10110101	B5	(F1) ←NOT(F1)		1
	MOV A , Rr	111111	F8+r	(A)←(Rr) r=0~7		1
	MOV A ,@Rr	1111000r	F0+r	(A)←[(Rr)] r=0,1		1
	MOV A ,#i	00100011	23	(A) ←i		2
		iiiiiiii	ii			
_	MOV Rr, A	10101rrr	A8+r	(Rr)←(A) r=0~7		1
, <u>.</u>	MOV @Rr, A	1010000r	A0+r	[(Rr)]←(A) r=0,1		2
l t	MOV Rr,#i	10111rrr	B8+r	(Rr)←i r=0~7		2
tru	MOV @Rr.#i	iiiiiiii 1011000r	ii B0+r	[(Rr)]←i r=0,1		2
s t	MOV GKI,#1	1111111111	ii	[[(KI)]][-1]		۲.
c	MOV A,PSW	11000111	C7	(A) ←(PSW)		1
-	MOV PSW, A	11010111	D7	(PSW) ←(A)		1
o v e	XCH A,Rr	0010111	28+r	(A) ↔(Rr) r=0~7	1	1
°	XCH A,@Rr	0010000r	20+r	(A) ↔[(Rr)] r=0,1	·	1
1	XCHD A,@Rr	0011000r	30+r	(A)<3:0>↔[(Rr)<3:0>] r=0,1		1
	MOVX @Rr,A	1001000r	90+r	EXT[(Rr)] +(A) r=0,1		1
	MOVX A,@Rr	1000000r	80+r	(A) ←EXT[(Rr)] r=0,1	1	1
	MOVP A,@A	10100011	A3	(A) ←PRO[(PC)<11:8>·(A)]		1
L	MOVP3 A,@A	11100011	E3	(A) ←PRO[(PC)<11>·011·(A)]		1

^{(2) ·····} Branch Instruction (4) ····· Flag Instruction

^{(3) ·····} Subroutine Instruction

List of TLCS-48 Machine Instruction (4/4)

TEM			Object Code (1st) (2nd)		Function	Flag	Cycle
_	IVII	nemonic	Bin	Hex		C, AC	
	MOV	A,T	01000010	42	(A) ←(TR)		1
te	MOV	T,A	01100010	62	(TR)←(A)	***************************************	1
ount	STRT	Т	01010101	55	Start Timer		1
ı.	STRT	CNT	01000101	45	Start Counter	••••••	1
a e	STOP	TCNT	01100101	65	Stop Timer/Counter	••••	1
; <u> </u>	EN	TCNTI	00100101	25	Enable Timer/Counter Interrupt		1
Ľ.	DIS	TCNTI	00110101	35	Disable Timer/Counter Interrupt		1
	EN	I	00000101	05	Enable External Interrupt		1
	DIS	I	00010101	15	Disable External Interrupt		1
0	SEL	RB0	11000101	C5	(BS)← 0	• • • • • • • • • • • • • • • • • • • •	1
ن ا	SEL	RB1	11010101	D5	(BS)← 1		1
uo	SEL	MB0	11100101	E5	(DBF) ← 0	• • • • • • • • • • • • • • • • • • • •	1
Ü	SEL	MB1	11110101	F5	(DBF) ← 1	• • • • • • • • • • • • • • • • • • • •	1
	ENT0	CLK	01110101	75	Enable Clock Output on To		1
	HALT		00000001	01	Halt	• • • • • • • • • • • • • • • • • • • •	1
(5)	NOP		00000000	00	no operation		1

^{(5) ----} Other

TOSHIBA

4. ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum Ratings

TMP80C49AP/C39AP/C49AU

SYMBOL	ITEM	RATTING
Vcc	V _{CC} Supply Voltage (with respect to GND (VSS))	- 0.5V to + 7V
VINA	Input Voltage (Except EA)	- 0.5V to VCC + 0.5V
VINB	Input Voltage (Only EA)	- 0.5V to + 13V
PD	Power Dissipation (Ta = 85°C)	250mW
TSOLDER	Soldering Temperature (Soldering Time 10 sec)	260°C
TsTG	Storage Temperature	− 65°C to 150°C
TOPR	Operating Temperature	- 40°C to 85°C

4.2 DC Characteristics

TMP80C49AP/C39AP/C49AU $T_{OPR}=-40^{\circ}C$ to 85°C, VCC = +5V \pm 10% , VSS = 0V, unless otherwise noted.

SYMBOL	PARAME	TER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIL	Input Low Voltage (Except XTAL ₁ , XTAL	. ₂ , RESET)		-0.5	_	0.8	٧
VIL1	Input Low Voltage (XTAL ₁ , XTAL ₂ , RESE			- 0.5	-	0.6	V
VIH	Input High Voltage (Except XTAL ₁ , XTAL	. ₂ , RESET, PS)		2.2	_	Vcc	٧
VIH1	Input High Voltage (XTAL ₁ , XTAL ₂ , RESE			0.7x Vcc	_	Vcc	V
VOL	Output Low Voltage (Except P ₁₀ -P ₁₇ , P ₂₀ -	!	IOL = 1.6mA	-	_	0.45	V
VOL1	Output Low Voltage (P10-P17, P20-P27)		IOL = 1.2mA	-	-	0.45	V
VOH11	Output High Voltag (Except P ₁₀ -P ₁₇ , P ₂₀ -		IOH = - 1.6mA	2.4	1	_	V
VOH12	Output High Voltag (Except P ₁₀ -P ₁₇ , P ₂₀ -	е	IOH = -400μA	V _{CC} - 0.8	-	-	V
VOH21	Output High Voltag (P ₁ 0-P ₁₇ , P ₂₀ -P ₂₇)	e	IOH = -50μA	2.4	_		V
VOH22	Output High Voltag (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)	e	IOH = - 25μA	V _{CC} - 0.8	_	-	>
ILI	Input Leak Current (T ₁ , INT, EA, PS)		$V_{SS} \le V_{IN} \le V_{CC}$	_	1	± 10	μΑ
ILI1	Input Leak Current (SS, RESET)		$V_{SS} \leq V_{IN} \leq V_{C}$		-	- 50	μΑ
ILI2	Output Leak Curren (P10-P17, P20-P27)		$V_{SS} + 0.45V \le V_{IN}$ $\le V_{CC}$	_	_	- 500	μА
ILO	Output Leak Curren (High impedace con	t (BUS, T _O) dition)	$V_{SS} + 0.45V \le V_{IN}$ $\le V_{CC}$	_	_	± 10	μА
ICC1	V _{CC} Supply	Normal operation	$V_{CC} = 5V$, $f_{XTAL} = 6MHz$	_	_	10	mA
ICCH1	Current	HALT Mode	VÌH = V _{CC} − 0.2V VIL = 0.2V	_	_	2.5	IIIA
ICC2	V _{CC} Supply	Normal operation	V _{CC} = 5V, f _{XTAL} = 11MHz			15	mA
ICCH2	Current	HALT Mode	VIH = V _{CC} - 0.2V VIL = 0.2V		_	4.0	IIIA

4.3 AC Charactristics

TMP80C49AP/C39AP/C49AU TOPR = -40° C to 85°C, V_{CC} = +5V ± 10%, V_{SS} = 0V, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITION	f(t)	110	ЛHz	UNIT
31101001	ANAMETER	TEST CONDITION	1(0)	MIN.	MAX.	CIVIT
t	Clock Period	Note 2	1/xtal f	90.9	1000	ns
t _{LL}	ALE Pulse Width		3.5t – 170	150		ns
t _{AL}	Address Setup Time (ALE)		2t – 110	70	_ `	ns
t _{LA}	Address Hold Time (ALE)	CL = 20pF	t – 40	50	_	ns
t _{CC1}	Control Pulse Width (RD, WR)		7.5t – 200	480	-	ns
t _{CC2}	Control Pulse Width (PSEN)		6t – 200	350	-	ns
t _{DW}	Data Setup Time (WR)		6.5t – 200	390	-	ns
t _{WD}	Data Hold Time (WR)	CL = 20pF	t – 50	40	_	ns
t _{DR}	Data Hold Time (RD, PSEN)	CL = 20pF	1.5t – 30	0	110	ns
t _{RD1}	Data Input Read Time (RD)		5.5t – 120	-	375	ns
t _{RD2}	Data Input Read Time (PSEN)		4t – 120	_	240	ns
t _{AW}	Address Setup Time (WR)		5t – 150	300	-	ns
t _{AD1}	Address Setup Time (RD)		10t - 170	-	730	ns
t _{AD2}	Address Setup Time (PSEN)		7t ~ 170	_	460	ns
t _{AFC1}	Address Float Time (RD, WR)	CL = 20pF	2t – 40	140	_	ns
t _{AFC2}	Address Float Time (PSEN)	CL = 20pF	0.5t - 40	10	-	ns
t _{LAFC1}	ALE to Control Time (RD, WR)		3t – 75	200	_	ns
t _{LAFC2}	ALE to Control Time (PSEN)		1.5t – 75	60	_	ns
t _{CA1}	Control to ALE Time (RD, WR, PROG)		t – 65	25	_	ns
t _{CA2}	Control to ALE Time (PSEN)		4t – 70	290	-	ns

AC Charactristics (Continue) $T_{OPR} = -40^{\circ}C$ to 85°C, $V_{CC} = +5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

CVAROL	DADAMETER	TEST CONDITION	£ (4)	111	ЛHz	UNIT	
SYMBOL	PARAMETER	TEST CONDITION	f(t)	MIN.	MAX.	ONL	
t _{CP}	Port Control Setup Time (PROG)		1.5t – 80	50	-	ns	
t _{PC}	Port Control Hold Time (PROG)		4t – 260	100	-	ns	
t _{PR}	Port 2 Input Data Setup Time (PROG)		8.5t – 120		650	ns	
tpF	Port 2 Input Data Hold Time (PROG)		1.5t	0	140	ns	
t _{DP}	Port 2 Output Data Setup Time (PROG)		6t – 290	250	_	ns	
t _{PD}	Port 2 Output Data Hold Time (PROG)		1.5t – 90	40	-	ns	
tpp	PROG Pulse Width		10.5t – 250	700	_	ns	
t _{PL}	Port 2 I/O Data Setup Time (ALE)		4t – 200	160	_	ns	
t _{LP}	Port 2 I/O Data Hold Time (ALE)		0.5t - 30	15		ns	
t _{PV}	Port Output Delay Time (ALE)		4.5t + 100	_	510	ns	
t _{OPRR}	T ₀ Clock Period		3t	270	_	ns	
tcy	Cycle Time		15t	1.36	15.0	μs	

Note: 1. Control Output CL = 80pF. BUS Output CL = 150pF.

The f(t) assumes 50% duty cycle on XTAL₁ and XTAL₂.
 The Max. Clock frequency is 11MHz. and the Min. Clock frequency is 1MHz.

4.4 Absolute Maximum Ratings

TMP80C49AP-6/TMP80C39AP-6/TMP80C49AU-6

SYMBOL	ITEM	RATTING
Vcc	V _{CC} Supply Voltage (with respect to GND (V _{SS}))	-0.5V to +7V
VINA	Input Voltage (Except EA)	- 0.5V to VCC + 0.5V
V _{INB}	Input Voltage (Only EA)	- 0.5V to + 13V
P _D	Power Dissipation (Ta = 85°C)	250mW
T _{SOLDER}	Soldering Temperature (Soldering Time 10 sec)	260°C
T _{STG}	Storage Temperature	− 65°C to 150°C
T _{OPR}	Operating Temperature	- 40°C to 85°C

4.5 DC Characteristics (I)

TMP80C49AP-6/TMP80C39AP-6/TMP80C49AU-6 TOPR = -40° C to 85°C, V_{CC} = +5V ± 10%, V_{SS} = 0V, unless otherwise noted

SYMBOL	PARAMI	TER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIL	Input Low Voltage			-0.5	-	0.8	V
VIH	Input High Voltage (Except XTAL ₁ , XTA			2.2	_	Vcc	V
VIH1	Input High Voltage (XTAL ₁ , XTAL ₂ , RES	ĒT, PS)		0.7 x V _{CC}	_	Vcc	V
VOL	Output Low Voltag (Except P ₁₀ -P ₁₇ , P ₂₀	e -P ₂₇)	IOL = 1.6mA	-		0.45	V
VOL1	Output Low Voltag (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)	e	IOL = 1.2mA	-	_	0.45	V
VOH11	Output High Voltag (Except P ₁₀ -P ₁₇ , P ₂₀		IOH = - 1.6mA	2.4	_	_	٧
VOH12	Output High Voltag (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)	je	IOH = -400μA	V _{CC} - 0.8	_	-	٧
VOH21	Output High Voltag (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)	je	IOH = -50μA	2.4	_	_	٧
VOH22	Output High Voltag (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)	e	IOH = - 25μA	V _{CC} -0.8	_	_	>
ILI	Input Leak Current (T ₁ , INT, EA, PS)		$V_{SS} \le V_{IN} \le V_{CC}$	_	_	± 10	μА
ILI1	Input Leak Current (SS, RESET)		V _{SS} ≦ V _{IN} ≦ V _{CC}	-	-	- 50	μА
ILI2	Input Leak Current (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		$V_{SS} + 0.45V \le V_{IN}$ $\le V_{CC}$	-	_	- 500	μΑ
ILO	Output Leak Curren (High impedance co	t (BUS, T ₀) indition)	$V_{SS} + 0.45V \le V_{IN} \\ \le V_{CC}$	_	_	± 10	μА
ICC1	V _{CC} Supply	Normal operation	$V_{CC} = 5V$, $f_{XTAL} = 6MHz$	_	_	10	mA
ICCH1	Current	HALT Mode	VIH = V _{CC} - 0.2V VIL = 0.2V	_	-	2.5	11175

TOSHIBA

4.6 DC Characteristics (II)

TMP80C49AP-6/TMP80C39AP-6/TMP80C49AU-6 TOPR = -40° C to 85°C, V_{CC} = +5V ± 20%, V_{SS} = 0V, unless otherwise noted

SYMBOL	PARAMET	ER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VIL	Input Low Voltage			- 0.5	-	0.15 x V _{CC}	V
VIH	Input High Voltage (Except XTAL ₁ , XTAL ₂	, RESET, PS)		0.5 x V _{CC}	_	Vcc	V
VIH1	Input High Voltage (XTAL ₁ , XTAL ₂ , RESET	, PS)		0.7 x V _{CC}	_	Vcc	>
NO L	Output Low Voltage (Except P ₁₀ -P ₁₇ , P ₂₀ -P	27)	IOL = 1.6mA	_	+	0.45	٧
VOL1	Output Low Voltage (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		IOL = 1.2mA	_	_	0.45	>
VOH12	Output High Voltage (Except P ₁₀ -P ₁₇ , P ₂₀ -P	27)	IOH = -400μA	V _{CC} – 0.8		_	>
VOH22	Output High Voltage (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		IOH = - 25μA	V _{CC} – 0.8	_	+	>
ILI	Input Leak Current (T1, INT, EA, PS)		V _{SS} ≦ VIN≦ V _{CC}	_	_	± 10	μA
ILi1	Input Leak Current (SS, RESET)		$V_{SS} \le VIN \le V_{CC}$	_	_	- V _{CC}	μА
ILI2	Input Leak Current (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		$V_{SS} + 0.45V \le VIN$ $\le V_{CC}$	_	_	- V _{CC}	μA
ILO	Output Leak Current (High impedance con		$V_{SS} + 0.45V \le VIN$ $\le V_{CC}$	_	_	± 10	μΑ
ICC1	V. Samula Camara	Normal operation	$V_{CC} = 5V$, $f_{XTAL} = 6MHz$	_	_	10	mA
ICCH1	V _{CC} Supply Current	HALT Mode	VIH = V _{CC} - 0.2V VIL = 0.2V			2.5	

4.7 AC Charactristics

TMP80C49AP-6/TMP80C39AP-6/TMP80C49AU-6 TOPR = -40° C to 85°C, V_{CC} = +5V ± 20%, V_{SS} = 0V, unless otherwise noted.

SEMBOL	PARAMETER	TEST	£ (4)	6 MHz		UNIT	
SEIVIBUL	PARAMETER	CONDITION	f (t)	MIN.	MAX.	UNIT	
t	Clock Period	Note 2	1 / xtal f	166.6	1000	ns	
t _{LL}	ALE Pulse Width		3.5t - 170	410	_	ns	
t _{AL}	Address Setup Time (ALE)		2t – 110	220	_	ns	
tLA	Address Hold Time (ALE) CL = 20pF		t – 40	120	_	ns	
t _{CC1}	Control Pulse Width (RD,WR)		7.5t – 200	1050	_	ns	
t _{CC2}	Control Pulse Width (PSEN)		6t – 200	800	_	ns	
t _{DW}	Data Setup Time (WR)		6.5t – 200	880	-	ns	
t _{WD}	Data Hold Time (WR)	CL = 20pF	t ~ 50	120	-	ns	
t _{DR}	Data Hold Time (RD,PSEN)	CL = 20pF	1.5t - 30	0	220	ns	
t _{RD1}	Data Input Read Time (RD)		5.5t – 120	_	880	ns	
t _{RD2}	Data Input Read Time (PSEN)		4t – 120	-	550	ns	
t _{AW}	Address Setup Time (WR)		5t – 150	680	_	ns	
t _{AD1}	Address Setup Time (RD)		10t – 170	_	1500	ns	
t _{AD2}	Address Setup Time (PSEN)		7t – 170	_	1000	ns	
t _{AFC1}	Address Float Time (RD, WR))	CL = 20pF	2t - 40	290	-	ns	
t _{AFC2}	Address Float Time (PSEN)	CL = 20pF	0.5t - 40	40	· _	ns	
t _{LAFC1}	ALE to Control Time (RD,WR)		3t – 75	420	_	ns	
t _{LAFC2}	ALE to Control Time (PSEN)		1.5t – 75	175	_	ns	
t _{CA1}	Control to ALE Time (RD,WR,PROG)		t – 65	100	_	ns	
t _{CA2}	Control to ALE Time (PSEN)		4t – 70	590	_	ns	

AC Charactristics (Continue) $T_{OPR} = -40^{\circ}C$ to 85°C, $V_{CC} = +5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITION	1 (4)	111	ЛHz	UNIT
STIVIBUL	PARAIVIETER	LEST CONDITION	f (t)	MIN.	MAX.	UNIT
t _{CP}	Port Control Setup Time (PROG)		1.5t - 80	170	-	ns
t _{PC}	Port Control Hold Time (PROG)		4t – 260	400	-	ns
t _{PR}	Port 2 Input Data Setup Time (PROG)		8.5t – 120	-	1290	ns
tpF	Port 2 Input Data Hold Time (PROG)		1.5t	0	250	ns
t _{DP}	Port 2 Output Data Setup Time (PROG)		6t – 290	710	_	ns
tP _D	Port 2 Output Data Hold Time (PROG)		1.5t – 90	160	-	ns
tpp	PROG Pulse Width		10.5t – 250	1500	_	ns
t _{PL}	Port 2 I/O Data Setup Time (ALE)		4t – 200	460		ns
t _{LP}	Port 2 I/O Data Hold Time (ALE)		0.5t - 30	130	_	ns
t _{PV}	Port Output Delay Time (ALE)		4.5t + 100	_	850	ns
t _{OPRR}	T ₀ Clock Period		3t	500	-	ns
t _{CY}	Cycle Time		15t	2.5	15.0	μs


Note : 1. Control Output CL=80pF. BUS Output CL=150pF.

2. The f(t) assumes 50% duty cycle on XTAL1 and XTAL2.


The Max. Clock frequency is 6MHz. and the Min. Clock frequency is 1MHz.

4.8 Timing Waveform


A. Instruction Fetch from External Program Memory




B. Read from External Data Memory



C. Write into External Data Memotry



D. Timing of Port 2 during Expandar Instruction Execution



4.9 Stand-By Function

4.9.1 PoweR Down Mode (I) ····· Data Hold Mode in RAM

The operation of oscillation circuit is suspended by setting \overline{PS} terminal to low level after \overline{RESET} terminal has been set to low level. Consequently, all the data in RAM area can be held in low power consumption.

The minimum hold voltage of VCC in this mode is 2V.

 \overline{PS} terminal is set to high level to resume oscillation after V_{CC} has been reset to 5V, and then \overline{RESET} terminal is set to high level, thus, the normal mode is restarted from the initialize operation (address 0).

(1) DC Characteristics

TMP80C49AP/C39AP/C49AU TMP80C49AP-6/C39AP-6/C49AU-6

: $T_{OPR} = -40^{\circ}C$ to $85^{\circ}C$, $V_{SS} = 0V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VSB1	Standby Voltage (1)		2.0	_	6.0	٧
ISB1	Standby Current (1)	V _{CC} = 5V, VIH = V _{CC} - 0.2V, VIL = 0.2V	-	0.5	10	μА


(2) AC Characteristics

TMP80C49AP/C39AP/C49AU TMP80C49AP-6/C39AP-6/C50AU-6 : $V_{CC} = +5V \pm 10\%$, $V_{SS} = 0V$: $V_{CC} = +5V \pm 20\%$, $V_{SS} = 0V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{PSHR}	Power Save Hold Time (RESET)		10	-	_	μ\$
tpssr	Power Save Setup Time (RESET)		10	_	_	ms
t _{VH}	V _{CC} Hold Time (PS)		5	_	-	μs
tvs	V _{CC} Setup Time (PS)		5	_	_	μs

Note: $t_{CY} = 2.5 \mu s (f_{XTAL} = 6MHz)$

(3) Timing Waveform



4.9.2 Power Down Mode (II) ALL Data Hold Mode

The operation of oscillation circuit is suspended by setting \overline{PS} terminal to low level after \overline{SS} terminal has been set to low level. Consequently, all data can be held in low power consumption.

The minimum hold voltage of V_{CC} in this mode is 3V.

 \overline{PS} terminal is set to high level to resume oscillation after V_{CC} has been reset to 5V, and then \overline{SS} terminal is set to high level, thus, the normal mode is restarted continuously from the state just before the power down mode (II).

(1) AC Characteristics

TMP80C49AP/C39AP/C49AU TMP80C49AP-6/C39AP-6/C49AU-6

 $: T_{OPR} = -40^{\circ}C \text{ to } 85^{\circ}C, V_{SS} = 0V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VSB ₂	Standby Voltage (2)		3.0	_	6.0	٧
ISB ₂	Standby Current (2)	V _{CC} = 5V, VIH = V _{CC} -0.2V, VIL = 0.2V	_	0.5	10	μА


(2) AC Characteristics

TMP80C49AP/C39AP/C49AU TMP80C49AP-6/C39AP-6/C49AU-6 : $V_{CC} = +5V \pm 10\%$, $V_{SS} = 0V$: $V_{CC} = +5V \pm 20\%$, $V_{SS} = 0V$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{PSHR}	Power Save Hold Time (SS)		10	_	_	μs
tpssr	Power Save Setup Time (SS)		10	_	_	ms
_. t _{VH}	V _{CC} Hold Time (PS)		5	_	_	μs
tvs	V _{CC} Setup Time (PS)		5	_	_	μs

Note: $t_{CY} = 2.5 \mu s (f_{XTAL} = 6MHz)$

(3) Timing Waveform



4.9.3 HALT MODE

(1) HALT INSTRUCTION

OP code is "01H". HALT INSTRUCTION is an additional instruction to the standard 8048/8049 instruction set.

(2) Entry to HALT MODE

On the execution of HALT INSTRUCTION, TMP80C49A/TMP80C39A enter HALT MODE.

(3) Status in HALT MODE

The oscillator continues its operation, however, the internal clocks and internal logic values just prior to the execution of HALT INSTRUCTION are maintained. Power consumption in HALT MODE is less than 50% of normal operation. The status of each pins are described in the following table.

(4) Release from HALT MODE

HALT MODE is released by either of two signals (RESET, INT).

- (4.1) RESET Release Mode: An active RESET input signal causes the normal reset function. TMP80C49A/TMP80C39A start the program at address "000H".
- (4.2) INT Release Mode : An active INT input signal causes the normal operation.
 - In case of interrupt enable mode (EI MODE), TMP80C49A/TMP80C39A execute the interrupt service routine, after the execution of one instruction which is located at the next address after HALT INSTRUCTION.
 - In case of interrupt disable mode (DI MODE), TMP80C49A/TMP80C39A execute normal operation from the next address after HALT INSTRUCTION.

(5) Supply Voltage Range in HALT MODE

The operating supply voltage range and the operating temperature range are same as in normal operation.

4.9.4 Pin Status In Power Down Mode (I) (II)

PIN NAME	STATUS		
DB ₀ ~DB ₇			
P ₁₀ ~P ₁₇	☐ High impedance ☐ Input disabled		
P ₂₀ ~P ₂₇			
T ₀	High impedance, input disabled		
Т1	Input disabled		
XTAL ₁	High impedance		
XTAL ₂	Output "High" Level		
RESET, SS	Input disabled when oscillator is stopped. Pull-up transistors turn off.		
ĪNT, EA	Input disabled when oscilltor is stopped.		
RD, WR, ALE PROG, PSEN	High impedance		

4.9.5 Pin Status In HALT MODE

PIN NAME	STATUS
DB ₀ ∼DB ₇	
P ₁₀ ~P ₁₇	Values prior to the execution of HALT INSTRUCTION are maintained.
P ₂₀ ~P ₂₇] :
T ₀	Status prior to the execution of HALT INSTRUCTION is maintained.
T ₁	Input disabled
XTAL ₁ , XTAL ₂	Continue oscillation
RESET, INT	Input enabled
SS, EA	Input disabled
RD, WR PROG, PSEN	Output "High" level
ALE	Output "Low" level

5. OSCILLATOR

QUARTZ CRYSTAL


f = 1MHz to 4MHz : C1 = C2 = 30pF

f = 4MHz to 11MHz : C1 = C2 = 20pF

CERAMIC RESONATOR


f = 1MHz to 3MHz : C1 = C2 = 100pF


f = 3MHz to 11MHz : C1 = C2 = 30PF





6. TYPICAL CHARACTERISTICS


: Vcc = 5V,Ta = 25°C, unless Otherwise noted.















V_{OUT} – I_{OH} TYPICAL CURVE (DB, CONTROL)

7. OUTLINE DRAWING

7.1 Outline Drawing For TMP80C49AP/-6,TMP80C39AP/-6 (DIP: Dual Inline Package)

DIP40-P-600




Note: 1. This dimension is measured at the center of bending point of leads.


2. Each lead pitch is 2.54mm, and all the leads are located within ± 0.25 mm from their theoritical positions with respect to No.1 and No.40 leads.

7.2 Outline Drawing For TMP80C49AU/-6 (Micro Flat Package)

QFP44-P-1010A

Unit: mm





Note: 1. The above dimensions don't include the burr of package and the residue of tie-bar cut.

The burr of package and the residure of tie-bar cut should be 0.15 mm (Max.).

2. Applied ti the lead flat porttion.