



FPGA 期末考, 111 年 6 月 15 日(星期三)下午 3:10-5:00

班級 ____四 A____, 學號 4107064003, 姓名 葉舜良

(1)



(2)



(3)

③ Multiple assignment to the same wire, out.

```
always@(*)  
  if(x==0)  
    out=1;  
  else if(y==1)  
    out=12;  
  else  
    out='bz';
```

(4)

④

```
always@(*)  
  w = x & (y | z);
```

(5)

```
reg [N-1:0] A, B, C, D, A1, B1, Cnt, Dnt, A2, B2, Dnew, compare, result; Write [N-1:0] Ain, Bin, Cin, DIn;


always @(posedge clk) // Initialise Registers A, B, C, D.
begin
    A <= rst ? 'b0 : Ain;
    B <= rst ? 'b0 : Bin;
    C <= rst ? 'b0 : Cin;
    D <= rst ? 'b0 : DIn;
end

always @(posedge clk) // Stage 1.
begin
    A1 <= A ^ B;
    B1 <= A + B;
    Cnt <= C;
    Dnt <= D;
end


always @(posedge clk) // Stage 2.
begin
    A2 <= A1;
    B2 <= B1 + Cnt;
    Dnew <= Dnt;
end

always @(posedge clk) // Stage 3.
begin
    compare <= A2;
    result <= Dnew + B2;
end
```


(6)




(7)



(8)



(9)-a



9-b

```
b) always @(posedge clk)
begin
  if (rst)
    begin
      out_r[4:0] <= 5'b 5'b10000;
      out_r[11:5] <= 5'b000001;
    end
  else if (COUNT == 4'b0001)
    begin
      out_r[4:0] <= {out_r[0], out_r[4:1]};
      out_r[11:5] <= {out_r[10:5], out_r[11]};
    end
  else
    begin
      out_r <= out_r;
    end
end
end.
```