


Lab3: Multiply Accumulation Unit Design with PA

Machine Learning Intelligent Chip Design 2024 Spring



Introduction


- Design a multiply accumulate unit
 - $\bullet Y = A \times B + C$






Environmental preparation

- cp /RAID2/COURSE/mlchip/mlchipTA01/sharing/lab3.zip .
- unzip lab3.zip
- source /RAID2/cad/synopsys/CIC/vcs.cshrc
- source /RAID2/cad/synopsys/CIC/pa_virtualizer.cshrc
- pct &






Create project -> Project name -> Project file name -> OK





Import HDL (1/4)





Import HDL (2/4)


General -> Use source files

🌆 Import HDL@zeus		×
General Proxy Configuration	Advanced Configuration	
Simulator: vcs 💠		
Language		
Verilog	○ V <u>H</u> DL	
O Use compiled module VCS (Compile Arguments	
VCS synopsys_sim.setup file:		
	ource Files	
Library: Module: Vie	w:	
Clear	OK Cancel	
Gledi	Califer	_



Import HDL (3/4)

Add MAC.v






Import HDL (4/4)


General -> Use source files

🌆 Import HDL@zeus	1.			×
General Proxy Config	uration	Advanced	Configuration	
Output file name:				
SystemC <u>m</u> odule name:				
<u>V</u> ector port mapping:	sc_uint			
Scalar port mapping:	bool			
Port Mapping				
Position based		○ <u>N</u> ame	e based	
✓ Compile source				
Verilog Specific Settings	5			
	2.			
VHDL Specific Settings				
Generate a package	е			
O Package name:				
			3.	
Clear			ОК	Cancel




Import SystemC Modules -> Add








Choose the source file -> OK








Set Simulation Timescale (1/2)

Simulation -> Project Settings...







Set Simulation Timescale (2/2)


Export Config											
Debug				 	New		Clon	e	Build	d Config	gs
Export Settings	Build Setti	ngs	Run Settings	HDL,	Co-Sim	Setting	s	1.			
Delta Cycle Syno	hronization										
HDL Max Nesting		10									
VHDL Compile O	ptions										
Verilog Compile	·										
HDL Elab Option											
HDL Run Options											4=1
HDL Simulator Ir											41
Verilog Timescal											
Enable UVM Con	nect	fs									T
		ps									2
	-	ns									
		us									
		ms									
		sec									
		500									_
						3.		OK		Can	icel















- Change protocol of clock port
- Double click Clock -> Click Default -> Choose CLOCK






Repeat the same action to change the clock protocol of Pattern and Monitor block






- Create the block
 - Click and drag to the design window






Use connection tool to connect the block






- Click Clock block -> Set clock period
 - ❖ division -> 5




- Click Reset block -> Set reset period





System Overview






Run Simulation

```
Running Simulation
Project opened. Opening 'Debug' configuration
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is de
Please use '-no save' simv switch to avoid this.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03 Full64: Runtime version U-2023.03 Full64; May 21
Please enter ::scsh::c to continue
::scsh::c
                   Copyright 1996-2018 Synopsys, Inc.
        This Synopsys product and all associated documentation are
 proprietary to Synopsys, Inc. and may only be used pursuant to the terms
    and conditions of a written license agreement with Synopsys, Inc.
    All other use, reproduction, modification, or distribution of the
  Synopsys product or the associated documentation is strictly prohibited.
 SystemC 2.3.1 --- Dec 16 2019 20:18:59
 Copyright 1996-2017 by all Contributors,
 ALL RIGHTS RESERVED
Cycle A
                             Y
               9
                      115
                             169
                      74
                             89
       12 9
                      205
                             313
       10 11
                      242
                             352
       11
             3
                      70
                             103
       12
                      84
                             108
                      232
                              320
              11
              13
                      118
                             209
10
       1.0
              14
                      99
                              239
SystemC: simulation stopped by user.
          V C S
                 Simulation Report
Time: 95000 ps
CPU Time:
              0.600 seconds;
                                  Data structure size: 0.0Mb
Tue May 21 17:42:33 2024
0
```



- Console
 - Show the simulation result



Lab Requirement

- Complete MAC unit.
 - Use Platform Architecture to simulate output result.
 - Upload screenshots of simulation results and module connection to E3@NYCU