


c) ①. Derive the DG.



④. Find M , then do the mapping.

z	d	p	M	$y = \begin{pmatrix} 0 \\ -1 \end{pmatrix}$	$u = \begin{pmatrix} 1 \\ 1 \end{pmatrix}$	$b = \begin{pmatrix} 1 \\ 0 \end{pmatrix}$
$\begin{pmatrix} 2 \\ -1 \end{pmatrix}$	$\begin{pmatrix} 1 \\ 0 \end{pmatrix}$	$\begin{pmatrix} 0 \\ 1 \end{pmatrix}$	$\begin{pmatrix} 2 & -1 \\ 0 & 1 \end{pmatrix}$	$\begin{pmatrix} 1 \\ -1 \end{pmatrix}$	$\begin{pmatrix} 1 \\ 1 \end{pmatrix}$	$\begin{pmatrix} 2 \\ 0 \end{pmatrix}$

②. find suitable \vec{z}, \vec{d} s.t. $\langle \vec{z}, \vec{d} \rangle \neq 0$

let $\vec{z} = \begin{pmatrix} 1 \\ 2 \end{pmatrix}, \vec{d} = \begin{pmatrix} 1 \\ 0 \end{pmatrix}$

$\langle \vec{z}, \vec{d} \rangle = 1 \neq 0 \checkmark$

③ Check $\forall e \in DG, \langle \vec{z}, e \rangle \geq 0$

$\langle \vec{z}, e \rangle = -2 \times 0 = 0$

try $\vec{z} = \begin{pmatrix} 2 \\ -1 \end{pmatrix}, \vec{d} = \begin{pmatrix} 1 \\ 0 \end{pmatrix}, e = \begin{pmatrix} 0 \\ -1 \end{pmatrix}$

$\langle \vec{z}, \vec{d} \rangle = 2 \neq 0 \checkmark$

$\langle \vec{z}, y \rangle = 1 \geq 0 \checkmark$

$\langle \vec{z}, u \rangle = 1 \geq 0 \checkmark$


$\langle \vec{z}, b \rangle = 2 \geq 0 \checkmark$

, i.e. $\langle \vec{z}, e \rangle \geq 0, \forall e$

Pipeline cutset.

⑤. from mapping result, (2) \rightarrow Delay, (1) \rightarrow Processor Index

derive the systolic High level design.



Returning Cutset.