# 'Smart Power Bar'

## **Background**

There are a variety of energy meters available on the market but consumers are very limited in their options. The vast majority include only one outlet and are incapable of performing the cost calculations that many consumers find challenging.

## **Proposal**

## **Description**

A power bar will be created to measure the power usage for two 110 VAC electrical outlets on the module. Measurements will need to be logged in memory for averaging and cost calculations. To allow for input of local power costs, there will be a series of pushbuttons for user control. Users will have an option to input local power costs as well as a series of easily selectable options for what is displayed on the LCD screen. All displayed measurements and calculations must be within 10% error.

## **Overview and Operation**

The user selectable options on the LCD screen for each device must include:

- Instantaneous current use
- Instantaneous power use
- Average energy use
- Total energy use
- Estimated cost per day of operation

Users will be able to page through these options at will.

Put simply, electrical power usage at any instant is the product of voltage and current. Since this device will be used with 110 V, 50Hz AC, only current will be measured. Any deviations from true 110 VAC residential power will be made up for by my 10% error margin.

Current sensing will be done via a series of current transformers (CT's). Current will be sampled, via and ADC, at a much higher frequency than the 50Hz supply power. By logging many samples each cycle, an RMS current calculation can be made and saved at regular time intervals (at least once a second), then samples may be cleared from memory. Each time RMS current is calculated, energy use will be calculated via:

## E = Prms \* Time Elapsed

Rather than keeping an indefinite running total of consumed energy, the unit will accumulate up to 0.01 kWh (the resolution of the screen) then increment. By keeping track of the energy consumed and the cost per kWh, it is straight forward to calculate the cumulative cost or forecast the cost per day of an appliance.

The unit will be powered up and acquiring data whenever plugged into a wall socket. If unplugged, all former data will be cleared from memory. This can also be achieved by means of a master reset button. Users can also reset the data for individual channels using the pushbuttons.

Upon startup, the device will enter a default mode of operation and remain there until the user interrupts it via the inputs. Interrupts include selecting display options and entering the "PROGRAM" mode to input local power costs.

## **Operating Conditions and Safety**

Being a high voltage device, safety is a major concern. For this reason, the unit will be electrically isolated from the 110 VAC with the exception of the step-down transformer used in the power supply. The current transformers will provide this isolation.

To protect from over-current, the main input will be equipped with either a fuse or circuit breaker. The unit must be able to operate between 0 and 50 degrees Celsius (domestic use) with humidity up to 80%.

#### **Physical Packaging**

The prototype will be housed completely within a 10x6x3.5" aluminum project box. The box will have a single power cord for 110 VAC power connection.

## **Budget**

The budget for the initial working prototype is a fixed cost of \$3000. The production power bars must be under \$100 though. If it is not built by the deadline, a discount of 10% per month will be given until the project is finished.

## **Optional Additional Features**


For safety considerations, surge protection may be added to cut power in such an event. Also, ground-fault interruption could be implemented by measuring return current on the neutral main line. If this current is not equal to the sum of the currents in the devices, power should be cut and a signal LED triggered.

Time permitting, an on-board battery powered clock could be added to the unit. Then


users could set the time and schedule times for devices to turn off/on throughout the day.

#### **Bill Of Materials**

- 1. Master Control Unit
  - 1.1. Microprocessor
    - 1.1.1. Wytec Dragon12 module (selected for its second hand availability)
  - 1.2. Analog Inputs
    - 1.2.1. Push Buttons
    - 1.2.2. Analog to Digital Conversion
      - 1.2.2.1. HC9S12 A/D 8 or 10 bit Sigma Delta ADC
      - 1.2.2.2. Input conditioning
        - 1.2.2.2.1. LM358 Low Power, Single Supply, Dual Operational Amp
        - 1.2.2.2.2. Resistors and capacitors as required to filter and scale input
  - 1.3. Digital Outputs
    - 1.3.1. Hitachi 44780 LCD Controller
  - 1.4. Power Supply
    - 1.4.1. Universal AC/DC Power Adaptor Supplies +5 to +7VDC power
- 2. Current Sense
  - 2.1. Current Transformers (2) CT1015, 1:1000, 15Amp
- 3. Wiring and Connectors
  - 3.1. Power Cable (110VAC) 14 Guage, LIVE/NTRL/GND stranded wire'
  - 3.2. 1 Male, 2 Female Standard 110VAC Plugs
  - 3.3. Signal Jumpers Connect Current Sense to MCU
- 4. Safety
  - 4.1. Circuit Breaker (8 Ohm)




Logical Connection Diagram



Physical Layout Diagram


# **Input Conditioning**

The output from the CT's is an AC voltage proportional to the current being used. In order to interface this with the ADC inputs, it must be scaled from 0-5V. To do this, the CT voltage is half-wave rectified, then passed through a single supply (+5V) op-amp which acts as a protective buffer. The half-waves are then smoothed to a DC signal by capacitors. The circuit looks as follows:



#### LCD/Pushbutton Interface

When plugged in, the unit will boot to a default mode. In this mode, it will simply display the average power use for outlet 1, as indicated below.





To change between outlets (indicated by LED's) simply hit the OUTLET button. In order to clear the data for the present outlet, hold down the OUTLET button for 4 seconds. To toggle display options for the present outlet use the LEFT and RIGHT arrows. In order to program in the cost per kWh you are being charged, press the PGRM button then use the LEFT and RIGHT arrows to set the value. Once the value is set, hit PGRM again to return to normal display, or wait for 10 seconds.

## **Software Design**

The main program of the firmware will initialize the hardware and interrupts, then wait for interrupts to set a proceed flag to continue. The interrupt routines will be used to perform measurements, do calculations and set flags for use in the main program. The interrupts used will be:

- Real-Time Interrupts
  - o Sample current 5 times per 60Hz AC cycle (that is, every 3 ms), log data.
  - Calculate instantaneous current & power use, and update total energy use every 60 AC cycles (every 1s)
  - o Estimate average energy use and cost per day every 180 cycles (every 3s)
  - o Check pushbutton status (every 1ms)





Flow Chart Of Main Program and Some RTI's (more to come).

## **System Testing**

Testing will be done using an in-line AC ammeter (to measure actual current flow) and a load with variable resistance. The current will be ramped up and the ammeter readings will be compared to the instantaneous current readings on the unit to ensure that the two are within a 10% agreement.

#### **Detailed Schedule**

1. Complete Input Conditioning circuit – by Mar 12

- 1.1. Finish prototyping
- 1.2. Develop transfer function for current vs. voltage output
- 1.3. Solder together
- 2. Assemble project in aluminum housing by Mar 17
  - 2.1. Wire in AC circuitry
  - 2.2. Fix input conditioning board and Dragon 12 in place
- 3. Push button interrupts by Mar 20
  - 3.1. Program proper reaction for each button
- 4. Real-time interrupts by Mar 25
  - 4.1. Aquire current samples
  - 4.2. Do power and cost calculations
- 5. Troubleshoot and Complete Unit by Apr 3

# **Completed Unit**



## **Design vs Reality**

I am extremely pleased with the end result. All of the deliverables layed out in the functional specification have been met by the 'Smart Power Bar.' The unit is capable of sampling and displaying the current for two outlets within a 10% error. The unit is capable of taking user input for the local cost per kilowatt-hour. Using the current sample and local cost, it can calculate and display the instantaneous power use, average power use, total energy use from startup, total cost incurred and the estimated cost for a full day of operation for each outlet independantly. Display and user input protocol are a match with the initial design.

The unit is packaged in an aluminum box which is smaller that the maximum specs mentioned. The case is grounded and utilizes a 15 Amp breaker for safety considerations. I changed from a 8Amp to 15 Amp breaker since the loads I wished to drive would've been popping the breaker.

Things which I did not mention in my design which have been included in the final product are that my 5V DC power supply is external to the aluminum case (so it can be reused) and there are holes bored in the left side of the case so that a serial connection can be made. Also, there are holes in the case for access to the Dragon12 Bootloaded switches and reset button.

## **Hours Spent on Project**

Based on the assumption that I have spent 10 hours per week on the project since the beginning of reading week, plus 10 hours on initial design and another 10 on documentation; I estimate that I've spent around **80 to 90** hours working on my project. This is a lot of time but I think it has been reflected in the final result.

## **Testing Plan With Results**


As mentioned, the testing plan was to be done using an in-line AC ammeter (to measure actual current flow) and a load with variable resistance. The current was ramped up and the ammeter readings were compared to the instantaneous current readings on the unit to ensure that the two are within a 10% agreement. In reality, I was closed to a maximum error of about 2%, but it was nice to have that extra padding. Also, once the variance of the incoming 120V power was folded into the mix, the error may have been closer to 10%.

#### Conclusions/Lessons Learned


Again, I am quite pleased with my results for the project. It was time consuming and frustrating at times but also very rewarding in the end. The biggest lessons I learned, aside from the obvious hardware interfacing and assembly code, were:

- Always backup working versions of your code in case something goes awry and you can't fix it.
- Break things up into small chunks and focus on them one at a time or it's easy to get overwhelmed.
- The least important aspects and little details are often the most time consuming in a project like this.

## **Final Block Diagram**



# **Detailed Schematic**



## **Source Code:**

### Main

```
;Project:
           Smart Power Bar
           Lee Sichello
;Creator:
          Jan-Mar, 2011
;Date:
          ENEL 387
;Class:
;Description: The following is the assembly code written to control the
        ;'smart power bar' module. IT is written for the HC9S12
        ;and implemented on a Dragon12 board from WYTEC along with a
        ;custom designed current sampling circuit. The program makes use
        of the LCD screen for output and uses the pushbuttons for user
        ;control. Two ADC channels are the only external interfaces.
......
          D_variant_registers.inc
#include
REGBLK:
             equ $0000
            equ $2000
STACK:
......
       org $1000
counter: rmb 1
pbtn_status: rmb 1
pbtn_sample: rmb
pbtn_count: rmb 2
disp_no: rmb 1
hold_count: rmb 2
pgm_count:
            rmb
intFLG:
         rmb 1
                             ;used to enter into main loop
cost:
         rmb 2
daily_buffer: rmb
cost_buffer: rmb
v_buffer:
          rmb 6
i_buffer:
          rmb 6
p_buffer:
          rmb
Pave_buffer: rmb 7
totE_buffer: rmb 7
totC_buffer: rmb
n_nullsamp1: rmb 2
sum_samp1: rmb 2
                               ;sum of 1ms voltage samples
                              ;number of 1ms samples
n samp1:
           rmb 2
                              ;sum of average reading for 60 cycles
sum_ave1:
           rmb 2
n_ave1:
          rmb 2
                             ;number of 60 cycle averages
v_inst1:
          rmb 2
                            ;'instantaneous' voltage = sum_ave50cyc/n_ave50cyc(taken every 2000 samples or 2s)
                            ;instantneous current
i_inst1:
          rmb
p_inst1:
          rmb
n_nullsamp2: rmb 2
            rmb 2
sum_samp2:
                               ;sum of 1ms voltage samples
n_samp2:
           rmb 2
                              ;number of 1ms samples
           rmb 2
sum_ave2:
                              ;sum of average reading for 60 cycles
n_ave2:
          rmb 2
                             ;number of 60 cycle averages
v_inst2:
                            ;'instantaneous' voltage = sum_ave50cyc/n_ave50cyc(taken every 2000 samples or 2s)
          rmb
i_inst2:
          rmb
                            ;instantneous current
          rmb
p_inst2:
Pave1:
          rmb
Pave2:
          rmb
Iave1:
          rmb
n_Iave1:
          rmb 2
Iave2:
          rmb 2
n_Iave2:
          rmb 2
daily1:
          rmb 2
daily2:
          rmb
tcount1:
          rmb 2
tcount2:
                2
          rmb
                 2
seconds1:
           rmb
seconds2:
           rmb
```

```
totE1:
         rmb
totE2:
         rmb
totcost1:
         rmb
totcost2:
              2
         rmb
.....
           $4000
                            ;begin program code
       org
handler_0:
             #STACK
start:
        lds
;initialize the hardware
#include
          init_hrdwr.inc
#include
          init_intrpt.inc
                            ;initialize the RTI
main:
              #$0000,v_inst1
                              ;initialize variables
       movw
       movw
              #$0000,v_inst2
              #$0000,i inst1
       movw
       movw
              #$0000,i_inst2
              #$0000,p_inst1
       movw
       movw
              #$0000,p_inst2
              #$0000,n_nullsamp1
       movw
       movw
              #$0000,sum_ave1
              #$0000,n_samp1
       movw
       movw
              #$0000,sum_samp1
              #$0000,n ave1
       movw
       movw
              #$0000,sum_ave1
              #$0000,n_nullsamp2
       movw
       movw
              #$0000,sum_ave2
              #$0000,n_samp2
       movw
              #$0000,sum_samp2
       movw
              #$0000,n ave2
       movw
              #$0000,sum_ave2
       movw
             #$00,intFLG
       movb
              #$0000,cost
       movw
             #$00,pbtn_status
       movb
             #$01,disp_no
       movb
              #$0000, Iave 1
       movw
              #$0000,n_Iave1
       movw
              #$0000,Iave2
       movw
              #$0000,n_Iave2
       movw
              #$0000,Pave1
       movw
              #$0000,Pave2
       movw
              #$0000,daily1
       movw
              #$0000,daily2
       movw
              #$0000,hold_count
       movw
              #$0000,tcount1
       movw
              #$0000,tcount2
       movw
              #$0000,seconds1
       movw
       movw
              #$0000,seconds2
              #$0000,totE1
       movw
       movw
              #$0000,totE2
             #$0000.totcost1
       movw
       movw #$0000,totcost2
.....
back:
           DISPLAY
                               ;display proper output
       jsr
check_pgm:
       brclr pbtn_status,#$01,check_out
                                    ;program cost if needed
           PROGRAM
       jsr
check_out:
       brclr pbtn_status,#$02,check_done ;change/reset outlet
           OUTLET
                               ;if needed
       isr
check_done:
       jmp
            back
                             ;repeat
#include
          CNTRL_FNCTNS.inc
                               ;functions for flow control
#inclde
         PRINT_CMNDS.inc
                              ;various output commands
#include
          BUFF PREP.inc
                            ;ascii buffer preparation
#include
          LCD_cmnds.inc
                            ;basic LCD commands
#include
          RTI_ISR.inc
                          ;Real Time Interrupt
#include
          DATA.inc
                          ;output strings
```

```
#include vector_table.inc
```

#### ;CNTRL\_FNCTNS.inc

;Lee Sichello

;Purpose: A set of subroutines which alter the flow of control and user flags in the program. Makes output decisions

```
DISPLAY:
       brset pbtn_status,#$04,inc_display
       brset pbtn_status,#$08,dec_display
       jmp display_set
dec_display: ldaa #$01
       cmpa disp_no
       beq set_disp6
       dec disp_no
       bra display_set
set_disp6:
        ldaa #6
        staa disp_no
       bra display_set
inc_display: ldaa #$06
       cmpa disp_no
       beq set_disp1
       inc disp_no
       bra display_set
set_disp1:
       ldaa #1
        staa disp_no
       bra display_set
display_set:
       movb #$00,pbtn_status
       jsr clear_LCD
         ldaa #$01
disp_1:
       cmpa disp_no
       bne disp_2
            print_i
       jsr
       rts
disp_2:
         ldaa #$02
       cmpa disp_no
       bne disp_3
       jsr print_p
       rts
disp_3:
          ldaa #$03
       cmpa disp_no
       bne disp_4
            printPave
       jsr
       rts
disp_4:
          ldaa #$04
        cmpa disp_no
       bne disp_5
       jsr print_totE
       rts
disp_5:
          ldaa #$05
        cmpa disp_no
       bne disp_6
```

jsr print\_totC

```
disp_6:
         jsr print_daily
       rts
.....
PROGRAM:
       bclr pbtn_status,#$01
       jsr clear_LCD
       ldx #str_pgm
       jsr putsLCD
        ldaa #$C0
       jsr cmd2LCD
           cost
           #cost_buffer
       ldy
       jsr prep_1dp_buff
       ldx #cost_buffer
       jsr putsLCD
        ldx #str_cents
       jsr putsLCD
       movw #$0000,pgm_count
       bclr intFLG,#$03
pgm_back:
        brclr intFLG,#$03,pgm_check_stat ;check pbtns until time is up
       bclr intFLG,#$03
                               ;clear timeout flag
       rts
pgm_check_stat:
       brset pbtn_status,#%00001000,pgm_L;go to left routine if pressed
       brset pbtn_status,#%00000100,pgm_R;go to right routine if pressed
       jmp pgm_back
pgm_L:
        ldd
           cost
        cpd #0
            print_new_cost
        beq
        subd #5
        std cost
       bclr pbtn_status,#%00001000
            print_new_cost
pgm_R:
        ldd
           cost
        cpd #500
        beq print_new_cost
       ldd cost
        addd #5
        std cost
       bclr pbtn_status,#%00000100
       jmp print_new_cost
print_new_cost:
        ldaa #$C0
       jsr cmd2LCD
       ldd cost
        ldy #cost_buffer
       jsr prep_1dp_buff
       ldx #cost_buffer
       jsr putsLCD
        ldx #str_cents
       jsr putsLCD
       movw #$0000,pgm_count
       bclr intFLG,#$02
       jmp pgm_back
......
OUTLET:
       movw #$0000,hold_count
outlet_back:
       brclr pbtn_status,#$02,toggle_outlet
       ldy hold_count
            #2000
       cpy
       bne outlet_back
```

```
brset intFLG,#08,reset2
        movw #$0000, Iave1
               #$0000,n_Iave1
        movw
        movw #$0000,Pave1
        movw #$0000,daily1
        movw #$0000,tcount1
        movw #$0000,seconds1
        movw #$0000,totE1
        movw
                 #$0000,totcost1
        bra outpt_rst
reset2:
         movw #$0000,Iave2
        movw #$0000,n_Iave2
        movw #$0000,Pave2
        movw #$0000,daily2
        movw #$0000,tcount2
        movw #$0000,seconds2
        movw #$0000,totE2
        movw #$0000,totcost2
        bra outpt_rst
toggle_outlet:
        brset intFLG,#$08,clear_outflg
        bset intFLG,#$08
                                    ;toggles the outlet
outpt_rst:
        jsr clear_LCD
        ldx #str_rst
             putsLCD
        jsr
             print_out
        jsr
        jsr
             de2s
        movb #$0000,hold count
        brset pbtn_status,#$02,*
        rts
clear_outflg:
        bclr intFLG,#$08
        rts
;PRINT_CMNDS.inc
;purpose: subroutines for printing the instantaneous voltage/current/power and average power and daily cost
          ldx #str_voltage
print_v:
        jsr putsLCD
        jsr print_out
print_v_back:
        brclr pbtn_status,#$0F,print_v_back2
print_v_back2: brclr intFLG,#$C0,print_v_back ;stay until print flag or no load goes high
        ldaa #$C0
        jsr cmd2LCD
        brset intFLG,#$08,load_v2
        bclr intFLG,#$40
```

brset intFLG,#\$10,NoLoad\_v

brset intFLG,#\$20,NoLoad\_v

ldd v\_inst1 bra load\_v\_buff

ldd v\_inst2

ldy #v\_buffer
jsr prep\_2dp\_buff
ldx #v\_buffer
jsr putsLCD
ldx #str\_Volts
jsr putsLCD
jmp print\_v\_back

bclr intFLG,#\$80

load\_v2:

 $load\_v\_buff:$ 

```
jmp print_v_back
......
print_i:
         ldx #str_current
        jsr putsLCD
        jsr print_out
print_i_back:
        brclr pbtn_status,#$0F,print_i_back2
print_i_back2: brclr intFLG,#$C0,print_i_back ;stay until print flag or no load goes high
        ldaa #$C0
        jsr cmd2LCD
        brset intFLG,#$08,load_i2
        bclr intFLG,#$40
        brset intFLG,#$10,NoLoad_i
        ldd i_inst1
        bra load_i_buff
load_i2:
        bclr intFLG,#$80
        brset intFLG,#$20,NoLoad_i
        ldd i_inst2
load_i_buff:
        ldy #i_buffer
        jsr prep_2dp_buff
        ldx #i_buffer
        jsr
            putsLCD
        ldx #str_Amps
        jsr putsLCD
        bclr intFLG,#$40
        jmp print_i_back
NoLoad_i: jsr print_NoLoad
       jmp print_i_back
......
print_p:
         ldx #str_power
        jsr putsLCD
       jsr
            print_out
print_p_back:
        brclr pbtn_status,#$0F,print_p_back2
print_p_back2: brclr intFLG,#$C0,print_p_back ;stay until print flag or no load goes high
        ldaa #$C0
        jsr cmd2LCD
cacl_p12:
          ldd i_inst1
                                 ;current in mA in d
        ldy #110
                             ;assumed voltage
        emul
                            ;d*y->y:d contains power in mW
        ldx #1000
        ediv
                            ;d:y/x->y (y contains power in W)
        sty p_inst1
        ldd
             i inst2
                             ;current in mA in d
        ldy
             #110
                             ;assumed voltage
        emul
                            ;d*y->y:d contains power in mW
        ldx #1000
        ediv
                            ;d:y/x->y (y contains power in W)
        sty p_inst2
        brset intFLG,#$08,load_p2
        bclr intFLG,#$40
        brset intFLG,#$10,NoLoad_p
        ldd p_inst1
        bra
            load_p_buff
load_p2:
        bclr intFLG,#$80
        brset intFLG,#$20,NoLoad_p
        ldd
             p_inst2
load_p_buff:
        ldy #p_buffer
```

NoLoad\_v: jsr print\_NoLoad

```
jsr prep_3dp_buff
       ldx #p_buffer
            putsLCD
       jsr
            #str_kW
       ldx
       jsr putsLCD
       bclr intFLG,#$40
            print_p_back
       jmp
NoLoad_p:
            jsr print_NoLoad
       jmp print_i_back
.....
printPave: ldx #str_Pave
       jsr putsLCD
            print_out
       jsr
printPav_back:
       brclr pbtn_status,#$0F,printPav_back2
printPav_back2: brclr intFLG,#$C0,printPav_back ;stay until print flag or no load goes high
        ldaa #$C0
       jsr cmd2LCD
calc_Pav12:
            ldd Iave1
                                 ;current in mA in d
                             ;assumed voltage
       ldy
            #110
       emul
                            ;d*y->y:d contains power in mW
        ldx
            #1000
       ediv
                           ;d:y/x->y (y contains power in W)
        sty Pave1
                            ;current in mA in d
        ldd
            Iave2
        ldy
                             ;assumed voltage
            #110
                            ;d*y->y:d contains power in mW
       emul
            #1000
        ldx
        ediv
                           ;d:y/x->y (y contains power in W)
        sty Pave2
        brset intFLG,#$08,loadPav2
        ;bclr intFLG,#$40
        ;brset intFLG,#$10,NoLoad_Pav
        ldd Pave1
       bra loadPave_buff
loadPav2:
          ldd Pave2
        ;bclr intFLG,#$80
        ;brset intFLG,#$20,NoLoad_Pav
loadPave_buff:
        ldy
            #Pave_buffer
            prep_3dp_buff
       jsr
        ldx
           #Pave_buffer
            putsLCD
       jsr
        ldx
            #str_kW
       jsr putsLCD
        bclr intFLG,#$40
            printPav_back
       jmp
NoLoad_Pav:
               jsr print_NoLoad
       jmp printPav_back
......
print_daily:
                           #$80
                  ldaa
                           cmd2LCD\\
                  jsr
                  ldx
                       #str_daily
            putsLCD
       jsr
       jsr
            print_out
daily_back:
       brclr pbtn_status,#$0F,is_cost_set
is_cost_set:
                  ldx
                           cost
                           #$0000
                  cpx
```

```
#$C0
                   ldaa
                             cmd2LCD
                   jsr
                             #str_NoCost
                   ldx
                   jsr
                             putsLCD
                             daily_back
                   bra
daily_back2: brclr intFLG,#$C0,daily_back ;stay until print flag or no load goes high
calc_daily: ldd Iave1
                                   ;current in mA in d
        ldy #110
                               ;assumed voltage
         emul
                              ;d*y->y:d contains power in mW
             #1000
        ldx
         ediv
                              ;d:y/x->y (y contains power in W)
             Pave1
         sty
         ldy
             Pave1
                   ldd
                        #24
                              ;y:d contains ave power(w) * 24 hrs
         emul
        ldy
             cost
         emul
         ldx
             #1000
                                  ;y:d contains cost in Wh*(cents/kWh) = cents/K
         ediv
                 sty
                      daily1
         ldd
              Iave2
                               ;current in mA in d
                               ;assumed voltage
         ldy
              #110
                              ;d*y->y:d contains power in mW
        emul
              #1000
         ldx
                              ;d:y/x->y (y contains power in W)
         ediv
             Pave2
         sty
         ldd
              #24
                              ;y:d contains ave power(w) * 24 hrs
         emul
         ldy
              cost
         emul
         ldx
             #1000
         ediv
                                  ;y:d contains cost in Wh*(cents/kWh) = cents/K
                      daily2
                 sty
         ldaa #$C1
             cmd2LCD\\
        jsr
                   brset intFLG,#$08,load_daily2
              daily1
         ldd
             ld_daily_buff
load_daily2: ldd daily2
ld_daily_buff:
                             #10
                 cpd
                   bge
                             outpt_daily
                             #$C0
                   ldaa
                             cmd2LCD
                   jsr
                             #str_below0
                   ldx
                   jsr
                             putsLCD
                             print_daily
                   jmp
outpt_daily:
                   ldy #daily_buffer
             prep_2dp_buff
        isr
              #daily_buffer
        ldx
             putsLCD
        jsr
                   ldx
                             #str_11spaces
                             putsLCD
                   jsr
                     ldaa #$C0
             cmd2LCD
        isr
                             #$24
                   ldaa
                             putcLCD
                   jsr
                   bclr intFLG,#$40
              daily_back
        jmp
.....
print_totE:
                 ldx #str_tot
        jsr putsLCD
```

bne

daily\_back2

```
jsr print_out
printtot_back:
        brclr pbtn_status,#$0F,printtot_back2
printtot_back2: brclr intFLG,#$C0,printtot_back ;stay until print flag or no load goes high
        ldaa #$C0
        jsr cmd2LCD
calc_tot12: ldd Iave1
                                   ;current in mA in d
        ldy #110
                               ;assumed voltage
        emul
                              ;d*y->y:d contains power in mW
        ldx #1000
        ediv
                             ;d:y/x->y (y contains power in W)
             Pave1
        sty
                   ldd
                             seconds1
                   emul
                                                          ;d*y->y:d = energy in W*s
                   ldx
                             #3600
                   ediv
                                                          :y=total w*hrs
                   sty
                             totE1
        ldd
             Iave2
                               ;current in mA in d
        ldy
              #110
                               ;assumed voltage
        emul
                              ;d*y->y:d contains power in mW
        ldx
             #1000
        ediv
                              ;d:y/x->y (y contains power in W)
        sty
            Pave2
                             seconds2
                   ldd
                   emul
                                                          ;d*y->y:d = energy in W*s
                   ldx
                             #3600
                                                          :y=total w*hrs
                   ediv
                             totE2
                   sty
        brset intFLG,#$08,loadtot2
        ;bclr intFLG,#$40
        ;brset intFLG,#$10,NoLoad_tot
        ldd totE1
        bra
             loadtot_buff
loadtot2: ldd totE2
        ;bclr intFLG,#$80
        ;brset intFLG,#$20,NoLoad_tot
loadtot_buff:
                   ldy #totE_buffer
             prep_3dp_buff
        jsr
        ldx
             #totE_buffer
             putsLCD
        jsr
        ldx
             #str_kWh
             putsLCD
        jsr
                   bclr intFLG,#$40
        jmp
              printtot_back
NoLoad_tot:
                jsr print_NoLoad
        jmp printtot_back
.....
print_totC:
                             #$80
                   ldaa
                             cmd2LCD
                   jsr
                   ldx
                         #str_totcost
             putsLCD
        isr
        jsr
             print_out
printC_back:
        brclr pbtn_status,#$0F,is_cost_setC
        rts
is_cost_setC:
                   ldx
                             cost
                             #$0000
                   cpx
                   bne
                             printC_back2
                   ldaa
                             #$C0
```

```
jsr
                    ldx
                               #str_NoCost
                               putsLCD
                    jsr
                    bra
                               printC_back
printC_back2: brclr intFLG,#$C0,printC_back ;stay until print flag or no load goes high
calc_C12:
            ldd Iave1
                                     ;current in mA in d
         ldy #110
                                 ;assumed voltage
         emul
                                ;d*y->y:d contains power in mW
         ldx
              #1000
                               ;d:y/x->y (y contains power in W)
         ediv
              Pave1
         sty
                    ldd
                               seconds1
                    emul
                                                              ;d*y->y:d = energy in W*s
                               #3600
                    ldx
                    ediv
                                                              :y=total w*hrs
                               totE1
                    sty
                    ldd
                               cost
                    emul
                                                              ;y*d->y:d contains total cost in thousands of dollars
                               #1000
                    ldx
                    ediv
                                                              ;y contains cost in cents
                    sty
                               totcost1
         ldd
              Iave2
                                ;current in mA in d
                                 ;assumed voltage
              #110
         ldy
                                ;d*y->y:d contains power in mW
         emul
         ldx
              #1000
                               ;d:y/x->y (y contains power in W)
         ediv
              Pave2
         sty
                               seconds2
                    ldd
                    emul
                                                              ;d*y->y:d = energy in W*s
                    ldx
                               #3600
                    ediv
                                                              :y=total w*hrs
                               totE2
                    sty
                    ldd
                               cost
                    emul
                                                              ;y*d->y:d contains total cost in thousands of dollars
                    ldx
                               #1000
                    ediv
                                                              ;y contains cost in cents
                  stytotcost2
                    ldaa #$C1
              cmd2LCD
                     brset intFLG,#$08,loadC2
         ;bclr intFLG,#$40
         ;brset intFLG,#$10,NoLoad_C
         ldd
             totcost1
               loadC\_buff
loadC2:
                 ldd totcost2
         ;bclr intFLG,#$80
         ;brset intFLG,#$20,NoLoad_C
loadC_buff:
                               #10
                  cpd
                               outpt_totC
                    bge
                    ldaa
                               #$C0
                               cmd2LCD
                    jsr
                    ldx
                               #str_below0
                    jsr
                               putsLCD
                               print_totC
                    jmp
outpt_totC:
                    ldy #totC_buffer
              prep_2dp_buff
         jsr
         ldx
              #totC_buffer
              putsLCD
         jsr
                               #str_11spaces
                    ldx
                    jsr
                               putsLCD
                  #$C0
         ldaa
```

cmd2LCD

```
cmd2LCD
      jsr
                       #$24
               ldaa
               jsr
                      putcLCD
               bclr intFLG,#$40
      jmp
           printC_back
           jsr print_NoLoad
printC_back
NoLoad_C:
      jmp
......
print_out:
      ldaa #$8E
      jsr cmd2LCD
      ldaa #$23
      jsr putcLCD
      brset intFLG,#$08,print_out2
print_out1:
      ldaa #$31
      jsr
          putcLCD
      rts
print_out2:
      ldaa #$32
          putcLCD
      jsr
      rts
.....
print_NoLoad: ldx #str_NoLoad
          putsLCD
      jsr
      rts
```

#### ;buff\_prep.inc

;Lee Sichello

;prepares buffers with various amounts of decimal places in ASCII for LCD output

```
prep_1dp_buff: pshx
                               ; expects value to convert in d , beginning of 6 bit buffer address in y
         pshy
         pshd
         ldx
              #100
         idiv
                        ;d/x->x, rem->d
         pshd
               #$0000
         срх
         beq
               div_10
         xgdx
         addb
              #$30
                          ;convert d to ascii
         stab 0,Y
         iny
div_10:
         puld
         ldx #10
         idiv
                        ;d/x->x, rem->d
         pshd
         xgdx
         addb
               #$30
                          ;convert d to ascii
         stab 0,Y
         ldaa #46
                              ;decimal point
              1,Y
         staa
         puld
              #$30
         addb
         stab 2,Y
         ldaa #$20
                               ;space character
              3,Y
         staa
         ldaa #$00
                               ;null character
```

```
staa 4,Y
        puld
        puly
        pulx
        rts
......
                            ;expects value to convert in d , beginning of 6 bit buffer address in y
prep_2dp_buff: pshx
        pshy
        pshd
        ldx
             #10000
        idiv
                      ;d/x->x , rem->d
        pshd
              #$0000
        cpx
        beq
             div_1000
        xgdx
                        ;convert d to ascii
        addb
             #$30
        stab 0,Y
        iny
div_1000:
        puld
        ldx
             #1000
        idiv
                      ;d/x->x , rem->d
        pshd
        xgdx
        addb
             #$30
                        ;convert d to ascii
        stab 0,Y
                           ;decimal point
        ldaa
             #46
        staa 1,Y
        puld
        ldx
             #100
        idiv
                     ;(10xrem)/51->x (first didgit of fraction), rem->d
        pshd
        xgdx
              #$30
        addb
        stab 2,Y
        puld
             #10
        ldx
        idiv
        xgdx
        addb
              #$30
        stab 3,Y
             #$20
                            ;space character
        ldaa
             4,Y
        staa
             #$00
                            ;null character
        ldaa
        staa
            5,Y
        puld
        puly
        pulx
        rts
.....
prep_3dp_buff: pshx
                            ; expects value to convert in d , beginning of 6 bit buffer address in y
        pshy
        pshd
             #1000
        ldx
        idiv
                      ;d/x->x , rem->d
        pshd
        xgdx
        addb #$30
                        ;convert d to ascii
        stab 0,Y
```

```
ldaa #46
                         ;decimal point
       staa 1,Y
       puld
            #100
       ldx
                   ;(10xrem)/51->x (first didgit of fraction), rem->d
       idiv
       pshd
       xgdx
             #$30
       addb
       stab 2,Y
       puld
       ldx
            #10
       idiv
       pshd
       xgdx
       addb #$30
       stab 3,Y
       puld
            #$30
       addb
       stab 4,Y
       ldaa #$20
                          ;space character
       staa 5,Y
            #$00
       ldaa
                          ;null character
       staa 6,Y
       puld
       puly
       pulx
       rts
;LCD_cmnds.inc
              PORTK
lcd_dat:
         equ
              DDRK
lcd_dir:
         equ
lcd_E
              $02
         equ
lcd_RS
          equ $01
.....
clear_LCD: psha
       ldaa #$01
       jsr cmd2LCD
       pula
       rts
......
cmd2LCD:
            pshy
       psha
       psha
           lcd_dat,lcd_RS
       bclr
           lcd_dat,lcd_E
       bset
            #$F0
       anda
       lsra
       lsra
            #lcd_E
       oraa
       staa
           lcd_dat
       nop
       nop
       nop
       bclr lcd_dat,lcd_E
       pula
       anda
            #$0F
       lsla
       lsla
       bset lcd_dat,lcd_E
       oraa #lcd_E
```

```
staa lcd_dat
      nop
      nop
      nop
      bclr lcd_dat,lcd_E
          #1
      ldy
      jsr de50us
      pula
      puly
      rts
......
         pshy
openLCD:
      psha
      movb #$FF,lcd_dir
      ldy #10
      jsr de10ms
      ldaa #$28
      jsr cmd2lcd
      ldaa #$0F
      jsr cmd2lcd
       ldaa #$06
      jsr cmd2lcd
      ldaa #$01
      jsr cmd2lcd
      ldy #2
      jsr de10ms
      pula
      puly
      rts
putcLCD: pshy
      psha
      psha
      bset lcd_dat,lcd_RS
      bset lcd_dat,lcd_E
      anda #$F0
      lsra
      lsra
      oraa #$03
      staa lcd_dat
      nop
      nop
      nop
      bclr lcd_dat,lcd_E
      pula
       anda #$0F
      lsla
      lsla
      bset lcd_dat,lcd_E
      oraa #$03
       staa lcd_dat
      nop
      nop
      nop
      bclr lcd_dat,lcd_E
      ldy #1
      jsr de50us
      pula
      puly
      rts
......
putsLCD:
               ldaa 1,x+
      beq donePS
      jsr putcLCD
      bra putsLCD
donePS:
        rts
```

```
......
            ldaa #10
de10ms:
                                ; delay 10 ms
         staa counter
                                  ; 6000 \text{ x } 4 = 24,000 \text{ cycles} = 1 \text{ms}
de10ms1:
             ldy #6000
de10ms2:
             dey
                               ; this instruction takes 1 cycle
               de10ms2
                                ; this instruction takes 3 cycles
         bne
         dec
               counter
         bne
               de10ms1
                                ; not 250ms yet, delay again
         rts
......
de50us:
            ldaa #250
                                ; delay 250 us
         staa counter
de50us1:
            ldy #6
                               6 \times 4 = 24 \text{ cycles} = 1 \text{ us}
de50us2:
            dey
                               ; this instruction takes 1 cycle
         bne de50us2
                               ; this instruction takes 3 cycles
         dec
               counter
                               ; not 250ms yet, delay again
               de50us1
         bne
         rts
de2s:
                 ldaa
                      #50
                                    ; delay 250 us
         staa counter
                       #60000
                                       ; 60000 \text{ x } 4 = 240000 \text{ cycles} = 0.1\text{s}
de2s1:
                 ldy
de2s2:
                 dey
                                    ; this instruction takes 1 cycle
                             ; this instruction takes 3 cycles
         bne
               de2s2
         dec
               counter
                             ; not 250ms yet, delay again
         bne
               de2s1
         rts
```

#### ;init\_hrwr.inc

;hardware initialization for adc and pushbuttons

```
init_hrdwr:
```

```
;configure registers(lab 6 handout)
       #$00,INITRG
movb
movb
      #$11,INITRM
bclr CLKSEL,#$80
                        ;configure clock (lab 6 handout)
bset PLLCTL,#$40
movb #$2,SYNR
movb #$0,REFDV
nop
nop
bclr
     CRGFLG,#$08,*
     CLKSEL,#$80
bset
ldx
     #REGBLK
ldaa
     #$ff
staa ddrj,x
                   ; make port J an output port
staa
    ddrb,x
                   ; make port B an output port
                   ; make port P an output port
    ddrp,x
staa
staa
     ptp,x
                   ; turn off 7-segment LED display
movb #$FF,ptp
                       ; turn off 7-segment LED display
   openLCD
                       ; turn on/enable LCD screen
isr
movb
       #$00,DDRH
                     #$0C
          ldaa
          jsr
                     cmd2LCD
       #$C0,atd0ctl2
                          ;configure adc registers
movb
movb #$08,atd0ct13
movb #$05,atd0ctl4
```

#### ;init\_intrpt.inc

;rti interrupts initialized here

```
init_intrpt:
        movb #%01000000,RTICTL ;set RTICLOCK to 2^13osclks , or 1ms
        bset CRGINT,#$80 ;enable RTI locally
                       ;enable interrupt globally
        cli
;RTI_ISR.inc
;Lee Sichello
;interrupt service routine that samples pushbuttons and current
RTI_ISR:
          bset CRGFLG,#$80
TIMING_STUFF:
                  ldx
                            tcount1
                  inx
                  stx
                            tcount1
                            #1000
                  cpx
                            TIMING2
                  bne
                  movw
                            #$0000,tcount1
                  ldx
                            seconds1
                  inx
                            seconds1
                  stx
TIMING2:
                            tcount2
                  ldx
                  inx
                            tcount2
                  stx
                            #1000
                  cpx
                            PGM_STUFF
                  bne
                            #$0000,tcount2
                  movw
                  ldx
                            seconds2
                  inx
                            seconds2
                  stx
PGM_STUFF:
        ldx pgm_count
        cpx #5000
        bne inc_pgm_count
        movw #$0000,pgm_count
        bset intFLG,#$03
                             ;set the timeout bit
        jmp CHECK_RST_HOLD
inc_pgm_count:
        inx
             pgm_count
        stx
        jmp CHECK_RST_HOLD
CHECK_RST_HOLD:
        ldy
             hold_count
        iny
             hold_count
        sty
                  ldaa pth
                                    ;retrieve pushbttn status in bits 0-3 (0=pressed)
                          ;1 = pressed
        coma
        anda #$0F
                            ;clear upper bits
        staa pbtn_sample
        brclr pbtn_sample,#$02,PBTN_STUFF
        movb #$02,pbtn_status
done_RST: rti
PBTN_STUFF:
        cmpa #$00
        beq nothing_pressed ;if no button is down, go to nonthing pressed
        ldx #750
             pbtn_count
        срх
```

bne low\_pbtn\_count ;if pbtn\_cout != 500, go to nothing pressed

```
bra pbtn_pressed
nothing\_pressed:
         movb #$00,pbtn_status
              #750
         ldx
         stx
              pbtn_count
              ADC_STUFF
         bra
low_pbtn_count:
         ldx
              pbtn_count
         inx
              pbtn_count
         stx
         bra
              ADC_STUFF
pbtn_pressed:
             pbtn_status
         staa
         movw #$00,pbtn_count
              ADC_STUFF
        jmp
ADC_STUFF:
adc_out1:
         movb
               #$86,atd0ct15
                                  ;tells adc to take reading on an6
         brclr atd0stat0,#$80,*
                                  ;wait until reading is finished
              atd0dr0h
                                ;retrieve sample from data register
         ldaa
         ldab
               atd0dr01
                               ;get upper half of sample into D
         cpd
              #5
         bge
              keep_sample1
                                   ;if sample is greater than or = #\$01
null_sample1: ldx n_nullsamp1
         inx
              n_nullsamp1
         stx
         ldx
              #1000
              n_nullsamp1
         cpx
                               ;if 40 of 50 samples are null, there is no load
         ble no_load1
              adc_out2
        jmp
                         ;set v_inst = 0
no_load1:
            movw #$0000,v_inst1
         movw #$0000,i_inst1
                #$0000,n_nullsamp1
         movw
         bset intFLG,#$10
         bset intFLG,#$40
                                ;set print flag
        jmp
              calc_Iave1
keep_sample1: addd sum_samp1
                                          ;add to sum of samples
         std
              sum_samp1
                                  ;store new sum
         ldx
              n_samp1
                                 ;increment sample count
         inx
         stx
              n_samp1
              #50
         ldx
              n_samp1
         cpx
                                ;if n_samples > 50 return get_ave
         ble
              get_ave1
               adc_out2
         jmp
            ldd
                 sum_samp1
                                      ;if n_samples >= 50 take sum/count=average
get_ave1:
         idiv
                            d/x->x where x = average for 50 samples
         xgdx
                             ;put average into d
         addd
              sum_ave1
                                 ;add 50cycle ave to sum
         std
              sum_ave1
                                increment sample count
         ldx
              n_ave1
         inx
         stx
              n_ave1
                 #$0000,n_samp1
                                       ;reset the cycle count
         movw
                #$0000,sum_samp1
         movw
                #$0000,n nullsamp1
         movw
         bclr intFLG,#$10
         ldx #10
```

```
cpx n_ave1
                                 ;if n_samples > 50 return get_ave
         ble
              get_v_inst1
               adc_out2
         jmp
get_v_inst1: ldd
                   sum_ave1
                                      ;if n_samples >= 40 take sum/count=average
                             ;d/x->x where x = average for 2000 samples
         idiv
         xgdx
                              ;put average into d
              #1000
         ldy
         emul
                              ;d*1000 into y:d
              #205
         ldx
         ediv
                             ;y:d/x into Y, remainder into D (y=voltage in mV)
         sty
              v_inst1
         ldd
              #357
                              ;conversion factor times 100
         emul
                             ;v_inst*395 into y:d (result fits in d though)
              #100
         ldx
         ediv
                             ;v_vinst*395/100 into y gives current (in mA)
              i inst1
         sty
                                       ;reset the cycle count
         movw #$0000,n_ave1
         movw #$0000,sum_ave1
                                  ;set the intFLG
         bset intFLG,#$40
calc_Iave1:
         1dd
              Iave1
         ldy
              n_Iave1
                              ;Iave*n_Iave->y:d (weighting)
         emul
              i_inst1
                                ;add new entry to product
         addd
                                 ;incremement y if needed
         bcc
              no_carry1
         iny
no_carry1:
             ldx n_Iave1
         inx
         stx
              n_Iave1
                             ;[(old ave)*entries + new instantaneous]/entries+1 -> y
         ediv
              Iave1
         sty
adc_out2:
         movb #$00,atd0dr0h
                #$00,atd0dr0h
         movb
         movb
                #$82,atd0ct15
                                    ;tells adc to take reading on an5
                                   ;wait until reading is finished
         brclr atd0stat0,#$80,*
         ldaa atd0dr0h
                                 ;retrieve sample from data register
                                ;get upper half of sample into D
         ldab
               atd0dr01
         cpd
         bge
               keep_sample2
                                    ;if sample is greater than or = #$01
null_sample2: ldx
                   n_nullsamp2
         inx
         stx
              n_nullsamp2
         ldx
              #1000
         срх
              n_nullsamp2
              no_load2
                                ;if 40 of 50 samples are null, there is no load
         ble
        jmp
               done_adc
                          ;set v_inst = 0
             movw #$0000,v_inst2
no_load2:
         movw #$0000,i_inst2
         movw #$0000,n_nullsamp2
         bset intFLG,#$20
               intFLG,#$80
                                 ;set print flag
         bset
               calc_Iave2
        jmp
keep_sample2: addd sum_samp2
                                           ;add to sum of samples
              sum_samp2
         std
                                   :store new sum
                                 ;increment sample count
         ldx
              n_samp2
         inx
              n_samp2
         stx
```

```
ldx
             #50
              n_samp2
        cpx
              get_ave2
                                ;if n_samples > 50 return get_ave
        ble
        jmp
              done_adc
                                     ;if n_samples >= 50 take sum/count=average
get_ave2:
            ldd
                 sum_samp2
        idiv
                           d/x->x where x = average for 50 samples
        xgdx
                            ;put average into d
                                ;add 50cycle ave to sum
        addd sum_ave2
        std
             sum_ave2
        ldx
              n_ave2
                               ;increment sample count
        inx
             n_ave2
        stx
        movw #$0000,n_samp2
                                      ;reset the cycle count
        movw #$0000,sum_samp2
        movw #$0000,n_nullsamp2
        bclr intFLG,#$20
             #10
        ldx
        срх
              n_ave2
             get_v_inst2
                                ;if n_samples > 50 return get_ave
        ble
        jmp
             done_adc
get_v_inst2: ldd sum_ave2
                                    ;if n_samples >= 40 take sum/count=average
                           ;d/x->x where x = average for 2000 samples
        idiv
                            ;put average into d
        xgdx
             #1000
        ldy
                            ;d*1000 into y:d
        emul
              #205
        ldx
                            ;y:d/x into Y, remainder into D (y=voltage in mV)
        ediv
        sty
             v_inst2
        ldd
             #379
                             ;conversion factor times 100
                            ;v_inst*395 into y:d (result fits in d though)
        emul
        ldx
             #100
        ediv
                            ;v_vinst*395/100 into y gives current (in mA)
             i_inst2
        sty
                #$0000,n_ave2
                                     ;reset the cycle count
        movw #$0000,sum_ave2
        bset intFLG,#$80
                                 ;set the intFLG
calc_Iave2:
        ldd
             Iave2
        ldy
             n_Iave2
                            ;Iave*n_Iave->y:d (weighting)
        emul
        addd
              i_inst2
                              ;add new entry to product
        bcc no_carry2
                               ;incremement y if needed
        iny
no_carry2:
            ldx n_Iave2
        inx
        stx n_Iave2
                            ;[(old ave)*entries + new instantaneous]/entries+1 -> y
        ediv
        sty
             Iave2
done_adc:
            rti
;DATA.inc
;Lee Sichello
;A set of strings for LCD output
.....
```

str\_pgm:

fcb \$00

fcc 'SET LOCAL COST'

```
str_cents: fcc 'cents/kWh '
       fcb $00
str_voltage: fcc 'VOLTAGE'
       fcb $00
str_current: fcc 'CURRENT'
       fcb $00
str_power: fcc 'POWER'
       fcb $00
str_Pave: fcc 'AVERAGE POWER'
       fcb $00
str_daily: fcc 'DAILY COST'
       fcb $00
        fcc '$'
str_$:
       fcb $00
str_Amps: fcc 'Amps
       fcb $00
str_Volts: fcc 'Volts
       fcb $00
str_kWh
         fcc 'kWh
       fcb $00
str_kW:
          fcc 'kW
       fcb #$00
str_NoLoad: fcc '**NO LOAD**'
       fcb $00
        fcc 'RESET OUTLET'
str_rst:
            $00
       fcb
                          'Must Set $/kWh '
str_NoCost:
               fcc
str_below0:
                          'Under 1 cent '
                          $00
                 fcb
                          'TOTAL ENERGY'
str_tot:
               fcc
                 fcb
                          $00
str_11spaces:
               fcc
                          $00
                 fcb
str_totcost:
                          'TOTAL COST'
               fcc
                 fcb
                          $00
```

#### ; **D\_variant\_registers.inc**

; Register addresses in this file can be relocated by setting REGBASE to a valid offset. ;(YOU MUST ACTUALLY RELOCATE THE 9S12 REGISTER BLOCK for this to work)

REGBASE equ \$0

\*\*

\* HC12 i/o register locations (Not all subsystems exist in all D versions)

\*

TSCR

TSCR1

**PORTA** equ REGBASE+0 ;port a = address lines a8 - a15 **PORTB** equ REGBASE+1 ; port b = address lines a0 - a7equ REGBASE+2 ;port a direction register **DDRA DDRB** equ REGBASE+3 ;port b direction register **PORTE** equ REGBASE+8 ;port e = mode,irq and control signals DDRE equ REGBASE+9 ;port e direction register PEAR equ REGBASE+\$a ;port e assignments MODE equ REGBASE+\$b ;mode register **PUCR** equ REGBASE+\$c ;port pull-up control register equ REGBASE+\$d ;port reduced drive control register **RDRIV EBICTL** equ REGBASE+\$e ;e stretch control INITRM equ REGBASE+\$10 ;ram location register INITRG equ REGBASE+\$11 ;register location register INITEE equ REGBASE+\$12 ;eeprom location register MISC equ REGBASE+\$13 ;miscellaneous mapping control MTST0 equ REGBASE+\$14; reserved **ITCR** equ REGBASE+\$15; interrupt test control register ITEST equ REGBASE+\$16 ;interrupt test register MTST1 equ REGBASE+\$17; reserved **PARTIDH** equ REGBASE+\$1a ;part id high equ REGBASE+\$1b ;part id low **PARTIDL** MEMSIZ0 equ REGBASE+\$1c ;memory size equ REGBASE+\$1d ;memory size MEMSIZ1 **IRQCR** equ REGBASE+\$1e ;interrupt control register INTCR equ REGBASE+\$1e ;interrupt control register (old name) **HPRIO** equ REGBASE+\$1f; high priority reg BKPCT0 equ REGBASE+\$28 ;break control register BKPCT1 equ REGBASE+\$29 ;break control register BKP0X equ REGBASE+\$2a; break 0 index register equ REGBASE+\$2b; break 0 pointer high BKP0H BRP0L equ REGBASE+\$2c; break 0 pointer low BKP1X equ REGBASE+\$2d; break 1 index register BKP1H equ REGBASE+\$2e; break 1 pointer high equ REGBASE+\$2f; break 1 pointer low BRP1L **PPAGE** equ REGBASE+\$30 ;program page register PORTK equ REGBASE+\$32 ;port k data DDRK equ REGBASE+\$33 ;port k direction SYNR equ REGBASE+\$34; synthesizer / multiplier register REFDV equ REGBASE+\$35; reference divider register **CTFLG** equ REGBASE+\$36; reserved **CRGFLG** equ REGBASE+\$37; pll flags register equ REGBASE+\$38; pll interrupt register **CRGINT** CLKSEL equ REGBASE+\$39; clock select register PLLCTL equ REGBASE+\$3a; pll control register RTICTL equ REGBASE+\$3b ;real time interrupt control COPCTL equ REGBASE+\$3c ;watchdog control **FORBYP** equ REGBASE+\$3d; CTCTL equ REGBASE+\$3e; ARMCOP equ REGBASE+\$3f; cop reset register TIOS equ REGBASE+\$40 ;timer input/output select **CFORC** equ REGBASE+\$41 ;timer compare force OC7M equ REGBASE+\$42 ;timer output compare 7 mask OC7D equ REGBASE+\$43 ;timer output compare 7 data equ REGBASE+\$44 ;timer counter register hi **TCNT** \*TCNT equ REGBASE+\$45 ;timer counter register lo

equ REGBASE+\$46 ;timer system control register (Old Name)

equ REGBASE+\$46 ;timer system control register

```
TTOV
           equ REGBASE+$47 ;reserved
TCTL1
           equ REGBASE+$48 ;timer control register 1
TCTL2
           equ REGBASE+$49 ;timer control register 2
TCTL3
           equ REGBASE+$4a ;timer control register 3
TCTL4
           equ REGBASE+$4b ;timer control register 4
TMSK1
            equ REGBASE+$4c ;timer interrupt mask 1 (Old Name)
TIE
          equ REGBASE+$4c ;timer interrupt mask 1
TMSK2
            equ REGBASE+$4d ;timer interrupt mask 2 (Old Name)
TSCR2
           equ REGBASE+$4d ;timer interrupt mask 2
TFLG1
           equ REGBASE+$4e ;timer flags 1
TFLG2
           equ REGBASE+$4f ;timer flags 2
          equ REGBASE+$50 ;timer capture/compare register 0
TC0
*TC0
          equ REGBASE+$51; low byte
TC1
          equ REGBASE+$52 ;timer capture/compare register 1
*TC1
          equ REGBASE+$53;; low byte
          equ REGBASE+$54 ;timer capture/compare register 2
TC2
*TC2
          equ REGBASE+$55; low byte
TC3
          equ REGBASE+$56; timer capture/compare register 3
*TC3
          equ REGBASE+$57; low byte
          equ REGBASE+$58 ;timer capture/compare register 4
TC4
*TC4
          equ REGBASE+$59; low byte
TC5
          equ REGBASE+$5a ;timer capture/compare register 5
*TC5
          equ REGBASE+$5b; low byte
TC6
          equ REGBASE+$5c ;timer capture/compare register 6
*TC6
          equ REGBASE+$5d; low byte
TC7
          equ REGBASE+$5e ;timer capture/compare register 7
*TC7
          equ REGBASE+$5f; low byte
PACTL
            equ REGBASE+$60 ;pulse accumulator controls
PAFLG
            equ REGBASE+$61 ;pulse accumulator flags
PACN3
            equ REGBASE+$62 ;pulse accumulator counter 3
PACN2
            equ REGBASE+$63 ;pulse accumulator counter 2
PACN1
            equ REGBASE+$64 ;pulse accumulator counter 1
PACN0
            equ REGBASE+$65 ;pulse accumulator counter 0
MCCTL
            equ REGBASE+$66; modulus down conunter control
MCFLG
            equ REGBASE+$67 ;down counter flags
ICPAR
           equ REGBASE+$68; input pulse accumulator control
DLYCT
            equ REGBASE+$69 ;delay count to down counter
ICOVW
            equ REGBASE+$6a ;input control overwrite register
ICSYS
           equ REGBASE+$6b ;input control system control
TIMTST
            equ REGBASE+$6d ;timer test register
PBCTL.
            equ REGBASE+$70; pulse accumulator b control
PBFLG
            equ REGBASE+$71; pulse accumulator b flags
           equ REGBASE+$72; pulse accumulator holding register 3
PA3H
PA2H
           equ REGBASE+$73; pulse accumulator holding register 2
           equ REGBASE+$74; pulse accumulator holding register 1
PA1H
PA0H
           equ REGBASE+$75; pulse accumulator holding register 0
MCCNT
             equ REGBASE+$76; modulus down counter register
*MCCNTL
              equ REGBASE+$77; low byte
TCOH
           equ REGBASE+$78; capture 0 holding register
*TCOH
            equ REGBASE+$79; low byte
TC1H
           equ REGBASE+$7a; capture 1 holding register
*TC1H
           equ REGBASE+$7b; low byte
TC2H
           equ REGBASE+$7c; capture 2 holding register
*TC2H
           equ REGBASE+$7d; low byte
TC3H
           equ REGBASE+$7e; capture 3 holding register
*TC3H
           equ REGBASE+$7f; low byte
ATD0CTL0
              equ REGBASE+$80 ;adc control 0 (reserved)
ATD0CTL1
              equ REGBASE+$81; adc control 1 (reserved)
ATD0CTL2
              equ REGBASE+$82 ;adc control 2
              equ REGBASE+$83 ;adc control 3
ATD0CTL3
ATD0CTL4
              equ REGBASE+$84 ;adc control 4
ATD0CTL5
              equ REGBASE+$85 ;adc control 5
ATD0STAT0
              equ REGBASE+$86 ;adc status register 0
              equ REGBASE+$88 ;adc test (reserved)
ATD0TEST0
ATD0TEST1
              equ REGBASE+$89 ;adc test (reserved)
ATD0STAT1
              equ REGBASE+$8b ;adc status register 1
ATD0DIEN
              equ REGBASE+$8d;
```

```
PORTAD0
             equ REGBASE+$8f ;port adc = input only
ATD0DR0H
             equ REGBASE+$90 ;adc result 0 register
ATD0DR0L
             equ REGBASE+$91; low byte
ATD0DR1H
             equ REGBASE+$92 ;adc result 1 register
ATD0DR1L
             equ REGBASE+$93; low byte
             equ REGBASE+$94 ;adc result 2 register
ATD0DR2H
ATD0DR2L
             equ REGBASE+$95; low byte
             equ REGBASE+$96 ;adc result 3 register
ATD0DR3H
ATD0DR3L
             equ REGBASE+$97; low byte
ATD0DR4H
             equ REGBASE+$98 ;adc result 4 register
ATD0DR4L
             equ REGBASE+$99; low byte
             equ REGBASE+$9a ;adc result 5 register
ATD0DR5H
ATD0DR5L
             equ REGBASE+$9B; low byte
ATD0DR6H
             equ REGBASE+$9c ;adc result 6 register
ATD0DR6L
             equ REGBASE+$9D; low byte
ATD0DR7H
             equ REGBASE+$9e ;adc result 7 register
ATD0DR7L
             equ REGBASE+$9F; low byte
PWME
           equ REGBASE+$a0 ;pwm enable
             equ REGBASE+$a1 ;pwm polarity
PWMPOL
PWMCLK
             equ REGBASE+$a2 ;pwm clock select register
PWMPRCLK
              equ REGBASE+$a3 ;pwm prescale clock select register
PWMCAE
             equ REGBASE+$a4 ;pwm center align select register
PWMCTL
             equ REGBASE+$a5 ;pwm control register
PWMTST
             equ REGBASE+$a6 ;reserved
PWMPRSC
             equ REGBASE+$a7 ;reserved
             equ REGBASE+$a8 ;pwm scale a
PWMSCLA
             equ REGBASE+$a9 ;pwm scale b
PWMSCLB
              equ REGBASE+$aa ;reserved
PWMSCNTA
PWMSCNTB
              equ REGBASE+$ab ;reserved
PWMCNT0
             equ REGBASE+$ac ;pwm channel 0 counter
             equ REGBASE+$ad ;pwm channel 1 counter
PWMCNT1
             equ REGBASE+$ae ;pwm channel 2 counter
PWMCNT2
             equ REGBASE+$af ;pwm channel 3 counter
PWMCNT3
PWMCNT4
             equ REGBASE+$b0 ;pwm channel 4 counter
PWMCNT5
             equ REGBASE+$b1 ;pwm channel 5 counter
             equ REGBASE+$b2 ;pwm channel 6 counter
PWMCNT6
             equ REGBASE+$b3 ;pwm channel 7 counter
PWMCNT7
PWMPER0
             equ REGBASE+$b4 ;pwm channel 0 period
PWMPER1
             equ REGBASE+$b5 ;pwm channel 1 period
             equ REGBASE+$b6 ;pwm channel 2 period
PWMPER2
PWMPER3
             equ REGBASE+$b7 ;pwm channel 3 period
PWMPER4
             equ REGBASE+$b8 ;pwm channel 4 period
PWMPER5
             equ REGBASE+$b9 ;pwm channel 5 period
             equ REGBASE+$ba; pwm channel 6 period
PWMPER6
PWMPER7
             equ REGBASE+$bb; pwm channel 7 period
PWMDTY0
             equ REGBASE+$bc ;pwm channel 0 duty cycle
PWMDTY1
             equ REGBASE+$bd ;pwm channel 1 duty cycle
PWMDTY2
             equ REGBASE+$be ;pwm channel 2 duty cycle
PWMDTY3
              equ REGBASE+$bf; pwm channel 3 duty cycle
PWMDTY4
             equ REGBASE+$c0 ;pwm channel 4 duty cycle
PWMDTY5
              equ REGBASE+$c1 ;pwm channel 5 duty cycle
PWMDTY6
             equ REGBASE+$c2; pwm channel 6 duty cycle
PWMDTY7
             equ REGBASE+$c3; pwm channel 7 duty cycle
PWMSDN
             equ REGBASE+$c4; pwm shutdown register
SCI0BDH
            equ REGBASE+$c8 ;sci 0 baud reg hi byte
SCI0BDL
            equ REGBASE+$c9 ;sci 0 baud reg lo byte
            equ REGBASE+$ca; sci 0 control1 reg
SCI0CR1
SCI0CR2
            equ REGBASE+$cb ;sci 0 control2 reg
            equ REGBASE+$cc ;sci 0 status reg 1
SCI0SR1
            equ REGBASE+$cd ;sci 0 status reg 2
SCI0SR2
            equ REGBASE+$ce ;sci 0 data reg hi
SCI0DRH
            equ REGBASE+$cf; sci 0 data reg lo
SCI0DRL
SCI1BDH
            equ REGBASE+$d0 ;sci 1 baud reg hi byte
            equ REGBASE+$d1 ;sci 1 baud reg lo byte
SCI1BDL
            equ REGBASE+$d2 ;sci 1 control1 reg
SCI1CR1
SCI1CR2
            equ REGBASE+$d3 ;sci 1 control2 reg
SCI1SR1
            equ REGBASE+$d4 ;sci 1 status reg 1
```

CCI1CD2	agu DECD ACE   \$45 agai 1 atatus mag 2
SCI1SR2	equ REGBASE+\$d5 ;sci 1 status reg 2
SCI1DRH	equ REGBASE+\$d6; sci 1 data reg hi
SCI1DRL	equ REGBASE+\$d7 ;sci 1 data reg lo
anto an t	PEGD 4 GE A 10
SPI0CR1	equ REGBASE+\$d8 ;spi 0 control1 reg
SPI0CR2	equ REGBASE+\$d9 ;spi 0 control2 reg
SPI0BR	equ REGBASE+\$da ;spi 0 baud reg
SPI0SR	equ REGBASE+\$db; spi 0 status reg hi
SPI0DR	equ REGBASE+\$dd ;spi 0 data reg
IBAD	equ REGBASE+\$e0 ;i2c bus address register
IBFD	equ REGBASE+\$e1;i2c bus frequency divider
IBCR	equ REGBASE+\$e2 ;i2c bus control register
IBSR	equ REGBASE+\$e3;i2c bus status register
IBDR	equ REGBASE+\$e3;12c bus message data register
IDDK	equ REODASE+\$64,12c bus message data register
DLCBCR1	equ REGBASE+\$e8 ;bdlc control regsiter 1
DLCBSVR	· · · · · · · · · · · · · · · · · · ·
	•
DLCBCR2	equ REGBASE+\$ea ;bdlc control register 2
DLCBDR	equ REGBASE+\$eb ;bdlc data register
DLCBARD	
DLCBRSR	
DLCSCR	equ REGBASE+\$ee ;bdlc control register
DLCBSTA	T equ REGBASE+\$ef ;bdlc status register
SPI1CR1	equ REGBASE+\$f0 ;spi 1 control1 reg
SPI1CR2	equ REGBASE+\$f1 ;spi 1 control2 reg
SPI1BR	equ REGBASE+\$f2 ;spi 1 baud reg
SPI1SR	equ REGBASE+\$f3 ;spi 1 status reg hi
SPI1DR	equ REGBASE+\$f5; spi 1 data reg
SITIDI	equ REODASE+\$13, spi 1 data reg
SPI2CR1	agu DECDASE   \$f0 :ani 2 control1 rag
	equ REGBASE+\$f8; spi 2 control1 reg
SPI2CR2	equ REGBASE+\$f9 ;spi 2 control2 reg
SPI2BR	equ REGBASE+\$fa ;spi 2 baud reg
SPI2SR	equ REGBASE+\$fb ;spi 2 status reg hi
SPI2DR	equ REGBASE+\$fd ;spi 2 data reg
FCLKDIV	equ REGBASE+\$100; flash clock divider
FSEC	equ REGBASE+\$101 ;flash security register
FTSTMOD	equ REGBASE+\$102 ;TEST register
FCNFG	equ REGBASE+\$103 ;flash configuration register
FPROT	equ REGBASE+\$104 ;flash protection register
FSTAT	equ REGBASE+\$105 ;flash status register
FCMD	equ REGBASE+\$106 ;flash command register
FADDRHI	equ REGBASE+\$108 ;flash addr register hi
FADDRLO	
FDATAHI	equ REGBASE+\$10a ;flash data register hi
FDATALO	equ REGBASE+\$10b ;flash data register lo
ECI VDIV	agy DECD ACE   \$110 yearson alogh divides
ECLKDIV	equ REGBASE+\$110 ;eeprom clock divider
ECNFG	equ REGBASE+\$113 ;eeprom configuration register
EPROT	equ REGBASE+\$114 ;eeprom protection register
ESTAT	equ REGBASE+\$115 ;eeprom status register
ECMD	equ REGBASE+\$116 ;eeprom command register
EADDRHI	equ REGBASE+\$118 ;eeprom addr register hi
EADDRLC	equ REGBASE+\$119 ;eeprom addr register lo
<b>EDATAHI</b>	equ REGBASE+\$11a ;eeprom data register hi
EDATALO	equ REGBASE+\$11b ;eeprom data register lo
ATD1CTL0	equ REGBASE+\$120 ;adc1 control 0 (reserved)
ATD1CTL	
ATD1CTL2	
ATDICTL:	
ATDICTL.	
ATDICTL:	
	TO con DECD ASE   \$126 and a state ===================================
ATD1STA	
ATD1TES7	
ATD1TES7	
ATD1STA	
ATD1DIEN	N equ REGBASE+\$12d ;adc1 input enable register

```
PORTAD1
             equ REGBASE+$12f ;port adc1 = input only
ATD1DR0H
              equ REGBASE+$130 ;adc1 result 0 register
ATD1DR0L
              equ REGBASE+$131; low byte
ATD1DR1H
              equ REGBASE+$132 ;adc1 result 1 register
ATD1DR1L
              equ REGBASE+$133; low byte
              equ REGBASE+$134 ;adc1 result 2 register
ATD1DR2H
ATD1DR2L
              equ REGBASE+$135; low byte
              equ REGBASE+$136 ;adc1 result 3 register
ATD1DR3H
ATD1DR3L
              equ REGBASE+$137; low byte
ATD1DR4H
              equ REGBASE+$138 ;adc1 result 4 register
ATD1DR4L
              equ REGBASE+$139; low byte
ATD1DR5H
              equ REGBASE+$13a ;adc1 result 5 register
ATD1DR5L
              equ REGBASE+$13b ;low byte
ATD1DR6H
              equ REGBASE+$13c ;adc1 result 6 register
ATD1DR6L
              equ REGBASE+$13d; low byte
ATD1DR7H
              equ REGBASE+$13e ;adc1 result 7 register
ATD1DR7L
              equ REGBASE+$13f; low byte
CAN0CTL0
              equ REGBASE+$140 ;can0 control register 0
CAN0CTL1
              equ REGBASE+$141 :can0 control register 1
CAN0BTR0
              equ REGBASE+$142 ;can0 bus timing register 0
CAN0BTR1
              equ REGBASE+$143 ;can0 bus timing register 1
              equ REGBASE+$144 ;can0 receiver flags
CAN0RFLG
CAN0RIER
              equ REGBASE+$145 ;can0 receiver interrupt enables
CAN0TFLG
              equ REGBASE+$146 ;can0 transmit flags
CAN0TIER
              equ REGBASE+$147; can0 transmit interrupt enables
CAN0TARO
              equ REGBASE+$148 ;can0 transmit message abort control
               equ REGBASE+$149 ;can0 transmit message abort status
CAN0TAAK
CAN0TBSEL
               equ REGBASE+$14a ;can0 transmit buffer select
              equ REGBASE+$14b; can0 identfier acceptance control
CAN0IDAC
CAN0RXERR
               equ REGBASE+$14e ;can0 receive error counter
               equ REGBASE+$14f; can0 transmit error counter
CAN0TXERR
              equ REGBASE+$150 ;can0 identifier acceptance register 0
CAN0IDAR0
CAN0IDAR1
              equ REGBASE+$151 ;can0 identifier acceptance register 1
              equ REGBASE+$152 ;can0 identifier acceptance register 2
CAN0IDAR2
CAN0IDAR3
              equ REGBASE+$153 ;can0 identifier acceptance register 3
CAN0IDMR0
               equ REGBASE+$154 ;can0 identifier mask register 0
CAN0IDMR1
               equ REGBASE+$155 ;can0 identifier mask register 1
CAN0IDMR2
               equ REGBASE+$156 ;can0 identifier mask register 2
CAN0IDMR3
               equ REGBASE+$157 ;can0 identifier mask register 3
              equ REGBASE+$158 ;can0 identifier acceptance register 4
CAN0IDAR4
CAN0IDAR5
              equ REGBASE+$159 ;can0 identifier acceptance register 5
CANOIDAR6
              equ REGBASE+$15a ;can0 identifier acceptance register 6
CAN0IDAR7
              equ REGBASE+$15b; can0 identifier acceptance register 7
CAN0IDMR4
               equ REGBASE+$15c ;can0 identifier mask register 4
CAN0IDMR5
               equ REGBASE+$15d ;can0 identifier mask register 5
CAN0IDMR6
               equ REGBASE+$15e ;can0 identifier mask register 6
CAN0IDMR7
               equ REGBASE+$15f; can0 identifier mask register 7
CAN0RXFG
              equ REGBASE+$160 ;can0 rx foreground buffer thru +$16f
CAN0TXFG
              equ REGBASE+$170 ;can0 tx foreground buffer thru +$17f
CAN1CTL0
              equ REGBASE+$180 ;can1 control register 0
CAN1CTL1
              equ REGBASE+$181 ;can1 control register 1
CAN1BTR0
              equ REGBASE+$182 ;can1 bus timing register 0
CAN1BTR1
              equ REGBASE+$183 ;can1 bus timing register 1
CAN1RFLG
              equ REGBASE+$184 ;can1 receiver flags
CAN1RIER
              equ REGBASE+$185 ;can1 receiver interrupt enables
CAN1TFLG
              equ REGBASE+$186 ;can1 transmit flags
              equ REGBASE+$187 ;can1 transmit interrupt enables
CAN1TIER
CAN1TARQ
              equ REGBASE+$188 ;can1 transmit message abort control
               equ REGBASE+$189 ;can1 transmit message abort status
CAN1TAAK
CAN1TBSEL
               equ REGBASE+$18a ;can1 transmit buffer select
              equ REGBASE+$18b; can1 identfier acceptance control
CAN1IDAC
CAN1RXERR
               equ REGBASE+$18e ;can1 receive error counter
               equ REGBASE+$18f; can1 transmit error counter
CAN1TXERR
CAN1IDAR0
              equ REGBASE+$190 ;can1 identifier acceptance register 0
              equ REGBASE+$191 ;can1 identifier acceptance register 1
CAN1IDAR1
CAN1IDAR2
              equ REGBASE+$192 ;can1 identifier acceptance register 2
CAN1IDAR3
              equ REGBASE+$193 ;can1 identifier acceptance register 3
CAN1IDMR0
               equ REGBASE+$194 ;can1 identifier mask register 0
```

```
CAN1IDMR1
               equ REGBASE+$195 ;can1 identifier mask register 1
               equ REGBASE+$196 ;can1 identifier mask register 2
CAN1IDMR2
CAN1IDMR3
               equ REGBASE+$197 ;can1 identifier mask register 3
               equ REGBASE+$198 ;can1 identifier acceptance register 4
CAN1IDAR4
CAN1IDAR5
               equ REGBASE+$199 ;can1 identifier acceptance register 5
               equ REGBASE+$19a ;can1 identifier acceptance register 6
CAN1IDAR6
CAN1IDAR7
               equ REGBASE+$19b ;can1 identifier acceptance register 7
CAN1IDMR4
               equ REGBASE+$19c ;can1 identifier mask register 4
CAN1IDMR5
               equ REGBASE+$19d ;can1 identifier mask register 5
               equ REGBASE+$19e ;can1 identifier mask register 6
CAN1IDMR6
CAN1IDMR7
               equ REGBASE+$19f; can1 identifier mask register 7
CAN1RXFG
               equ REGBASE+$1a0 ;can1 rx foreground buffer thru +$1af
CAN1TXFG
              equ REGBASE+$1b0 ;can1 tx foreground buffer thru +$1bf
CAN2CTL0
              equ REGBASE+$1c0 ;can2 control register 0
CAN2CTL1
              equ REGBASE+$1c1 ;can2 control register 1
CAN2BTR0
              equ REGBASE+$1c2 ;can2 bus timing register 0
CAN2BTR1
              equ REGBASE+$1c3 ;can2 bus timing register 1
CAN2RFLG
              equ REGBASE+$1c4 ;can2 receiver flags
CAN2RIER
              equ REGBASE+$1c5 ;can2 receiver interrupt enables
CAN2TFLG
              equ REGBASE+$1c6 ;can2 transmit flags
CAN2TIER
              equ REGBASE+$1c7 ;can2 transmit interrupt enables
CAN2TARQ
               equ REGBASE+$1c8 ;can2 transmit message abort control
CAN2TAAK
               equ REGBASE+$1c9 ;can2 transmit message abort status
               equ REGBASE+$1ca; can2 transmit buffer select
CAN2TBSEL
CAN2IDAC
              equ REGBASE+$1cb; can2 identfier acceptance control
CAN2RXERR
               equ REGBASE+$1ce ;can2 receive error counter
CAN2TXERR
               equ REGBASE+$1cf; can2 transmit error counter
               equ REGBASE+$1d0 ;can2 identifier acceptance register 0
CAN2IDAR0
CAN2IDAR1
               equ REGBASE+$1d1 ;can2 identifier acceptance register 1
CAN2IDAR2
               equ REGBASE+$1d2 ;can2 identifier acceptance register 2
               equ REGBASE+$1d3 ;can2 identifier acceptance register 3
CAN2IDAR3
               equ REGBASE+$1d4 ;can2 identifier mask register 0
CAN2IDMR0
               equ REGBASE+$1d5 ;can2 identifier mask register 1
CAN2IDMR1
CAN2IDMR2
               equ REGBASE+$1d6 ;can2 identifier mask register 2
               equ REGBASE+$1d7; can2 identifier mask register 3
CAN2IDMR3
               equ REGBASE+$1d8 ;can2 identifier acceptance register 4
CAN2IDAR4
CAN2IDAR5
               equ REGBASE+$1d9 ;can2 identifier acceptance register 5
CAN2IDAR6
               equ REGBASE+$1da ;can2 identifier acceptance register 6
CAN2IDAR7
               equ REGBASE+$1db; can2 identifier acceptance register 7
CAN2IDMR4
               equ REGBASE+$1dc ;can2 identifier mask register 4
CAN2IDMR5
               equ REGBASE+$1dd ;can2 identifier mask register 5
               equ REGBASE+$1de ;can2 identifier mask register 6
CAN2IDMR6
CAN2IDMR7
               equ REGBASE+$1df; can2 identifier mask register 7
               equ REGBASE+$1e0 ;can2 rx foreground buffer thru +$1ef
CAN2RXFG
CAN2TXFG
              equ REGBASE+$1f0 ;can2 tx foreground buffer thru +$1ff
CAN3CTL0
              equ REGBASE+$200 ;can3 control register 0
CAN3CTL1
              equ REGBASE+$201 ;can3 control register 1
CAN3BTR0
              equ REGBASE+$202 ;can3 bus timing register 0
CAN3BTR1
              equ REGBASE+$203 :can3 bus timing register 1
CAN3RFLG
              equ REGBASE+$204 ;can3 receiver flags
CAN3RIER
              equ REGBASE+$205 ;can3 receiver interrupt enables
CAN3TFLG
              equ REGBASE+$206 ;can3 transmit flags
CAN3TIER
              equ REGBASE+$207 ;can3 transmit interrupt enables
CAN3TARQ
               equ REGBASE+$208 ;can3 transmit message abort control
CAN3TAAK
               equ REGBASE+$209 ;can3 transmit message abort status
CAN3TBSEL
               equ REGBASE+$20a ;can3 transmit buffer select
CAN3IDAC
              equ REGBASE+$20b ;can3 identfier acceptance control
CAN3RXERR
               equ REGBASE+$20e ;can3 receive error counter
CAN3TXERR
               equ REGBASE+$20f ;can3 transmit error counter
               equ REGBASE+$210 ;can3 identifier acceptance register 0
CAN3IDAR0
               equ REGBASE+$211 ;can3 identifier acceptance register 1
CAN3IDAR1
               equ REGBASE+$212 ;can3 identifier acceptance register 2
CAN3IDAR2
CAN3IDAR3
               equ REGBASE+$213 ;can3 identifier acceptance register 3
CAN3IDMR0
               equ REGBASE+$214 ;can3 identifier mask register 0
               equ REGBASE+$215 ;can3 identifier mask register 1
CAN3IDMR1
CAN3IDMR2
               equ REGBASE+$216 ;can3 identifier mask register 2
CAN3IDMR3
               equ REGBASE+$217 ;can3 identifier mask register 3
CAN3IDAR4
               equ REGBASE+$218 ;can3 identifier acceptance register 4
```

CAN3IDAR5 equ REGBASE+\$219 ;can3 identifier acceptance register 5 CAN3IDAR6 equ REGBASE+\$21a ;can3 identifier acceptance register 6 CAN3IDAR7 equ REGBASE+\$21b ;can3 identifier acceptance register 7 CAN3IDMR4 equ REGBASE+\$21c ;can3 identifier mask register 4 CAN3IDMR5 equ REGBASE+\$21d ;can3 identifier mask register 5 equ REGBASE+\$21e ;can3 identifier mask register 6 CAN3IDMR6 CAN3IDMR7 equ REGBASE+\$21f ;can3 identifier mask register 7 equ REGBASE+\$220 ;can3 rx foreground buffer thru +\$22f CAN3RXFG CAN3TXFG equ REGBASE+\$230 ;can3 tx foreground buffer thru +\$23f

PTT equ REGBASE+\$240 ;portt data register
PTIT equ REGBASE+\$241 ;portt input register
DDRT equ REGBASE+\$242 ;portt direction register
RDRT equ REGBASE+\$243 ;portt reduced drive register
PERT equ REGBASE+\$244 ;portt pull device enable
PPST equ REGBASE+\$245 ;portt pull polarity select

PTS equ REGBASE+\$248 ;ports data register
PTIS equ REGBASE+\$249 ;ports input register
PTIS equ REGBASE+\$249 ;ports direction register
PTIS equ REGBASE+\$240 ;ports reduced drive register
PTIS equ REGBASE+\$240 ;ports reduced drive register
PTIS equ REGBASE+\$240 ;ports pull device enable
PTIS equ REGBASE+\$240 ;ports pull polarity select
PTIS equ REGBASE+\$240 ;ports pull polarity select
PTIS equ REGBASE+\$240 ;ports wired or mode register

PTM equ REGBASE+\$250 ;portm data register PTIM equ REGBASE+\$251 ;portm input register equ REGBASE+\$252 ;portm direction register **DDRM** equ REGBASE+\$253 ;portm reduced drive register **RDRM** equ REGBASE+\$254 ;portm pull device enable PERM PPSM equ REGBASE+\$255 ;portm pull polarity select WOMM equ REGBASE+\$256; portm wired or mode register MODRR equ REGBASE+\$257 ;portm module routing register

equ REGBASE+\$258 ;portp data register PTP PTIP equ REGBASE+\$259 ;portp input register equ REGBASE+\$25a ;portp direction register **DDRP RDRP** equ REGBASE+\$25b ;portp reduced drive register PERP equ REGBASE+\$25c ;portp pull device enable **PPSP** equ REGBASE+\$25d ;portp pull polarity select equ REGBASE+\$25e ;portp interrupt enable register PIEP PIFP equ REGBASE+\$25f ;portp interrupt flag register

PTH equ REGBASE+\$260 ;porth data register PTIH equ REGBASE+\$261 ;porth input register **DDRH** equ REGBASE+\$262 ;porth direction register RDRH equ REGBASE+\$263 ;porth reduced drive register PERH equ REGBASE+\$264 ;porth pull device enable **PPSH** equ REGBASE+\$265 ;porth pull polarity select PIEH equ REGBASE+\$266 ;porth interrupt enable register PIFH equ REGBASE+\$267 ;porth interrupt flag register

PTJ equ REGBASE+\$268 ;portj data register PTII equ REGBASE+\$269 ;portj input register **DDRJ** equ REGBASE+\$26a ;portj direction register equ REGBASE+\$26b ;portj reduced drive register **RDRJ** PERJ equ REGBASE+\$26c ;portj pull device enable **PPSJ** equ REGBASE+\$26d ;porti pull polarity select PIEJ equ REGBASE+\$26e ;portj interrupt enable register PIFI equ REGBASE+\$26f ;portj interrupt flag register

CAN4CTL0 equ REGBASE+\$280 ;can4 control register 0 equ REGBASE+\$281 ;can4 control register 1 equ REGBASE+\$282 ;can4 bus timing register 0 equ REGBASE+\$283 ;can4 bus timing register 1 equ REGBASE+\$284 ;can4 receiver flags

CAN4RIER equ REGBASE+\$285 ;can4 receiver interrupt enables

CAN4TFLG equ REGBASE+\$286 ;can4 transmit flags

CAN4TIER equ REGBASE+\$287 ;can4 transmit interrupt enables equ REGBASE+\$288 ;can4 transmit message abort control

```
CAN4TAAK
               equ REGBASE+$289 ;can4 transmit message abort status
CAN4TBSEL
               equ REGBASE+$28a ;can4 transmit buffer select
CAN4IDAC
              equ REGBASE+$28b ;can4 identfier acceptance control
CAN4RXERR
               equ REGBASE+$28e ;can4 receive error counter
CAN4TXERR
               equ REGBASE+$28f ;can4 transmit error counter
               equ REGBASE+$290 ;can4 identifier acceptance register 0
CAN4IDAR0
CAN4IDAR1
               equ REGBASE+$291 ;can4 identifier acceptance register 1
               equ REGBASE+$292 ;can4 identifier acceptance register 2
CAN4IDAR2
CAN4IDAR3
               equ REGBASE+$293 ;can4 identifier acceptance register 3
CAN4IDMR0
               equ REGBASE+$294 ;can4 identifier mask register 0
CAN4IDMR1
               equ REGBASE+$295 ;can4 identifier mask register 1
CAN4IDMR2
               equ REGBASE+$296 ;can4 identifier mask register 2
CAN4IDMR3
               equ REGBASE+$297 ;can4 identifier mask register 3
CAN4IDAR4
               equ REGBASE+$298 ;can4 identifier acceptance register 4
CAN4IDAR5
               equ REGBASE+$299 ;can4 identifier acceptance register 5
CAN4IDAR6
               equ REGBASE+$29a ;can4 identifier acceptance register 6
               equ REGBASE+$29b ;can4 identifier acceptance register 7
CAN4IDAR7
               equ REGBASE+$29c ;can4 identifier mask register 4
CAN4IDMR4
CAN4IDMR5
               equ REGBASE+$29d ;can4 identifier mask register 5
CAN4IDMR6
               equ REGBASE+$29e ;can4 identifier mask register 6
               equ REGBASE+$29f; can4 identifier mask register 7
CAN4IDMR7
CAN4RXFG
               equ REGBASE+$2a0 ;can4 rx foreground buffer thru +$2af
CAN4TXFG
              equ REGBASE+$2b0 ;can4 tx foreground buffer thru +$2bf
```

#### ;vector\_table.inc

```
; This vector table is intended for use with code
; downloaded into Flash using the resident bootloader
; in the Dragon12 board.
; ----- VECTOR TABLE -----
           $EF8C
    org
    fdb
           Handler_0
                                      ;$EF8C: PWM emergency shutdown
    fdb
           Handler_0
                                      ;$EF8E: PortP
    fdb
           Handler 0
                                      :$EF90: CAN4TX
    fdb
           Handler_0
                                      ;$EF92: CAN4RX
           Handler_0
                                      ;$EF94: CAN4ERR
    fdb
    fdb
           Handler_0
                                      ;$EF96: CAN4WU
           Handler_0
    fdb
                                      ;$EF98: CAN3TX
    fdb
           Handler_0
                                      ;$EF9A: CAN3RX
                                      ;$EF9C: CAN3ERR
           Handler 0
    fdb
    fdb
           Handler_0
                                      ;$EF9E: CAN3WU
           Handler 0
                                      :$EFA0: CAN2TX
    fdb
    fdb
           Handler_0
                                      ;$EFA2: CAN2RX
    fdb
           Handler_0
                                      ;$EFA4: CAN2ERR
                                      ;$EFA6: CAN2WU
    fdb
           Handler_0
    fdb
           Handler 0
                                      :$EFA8: CAN1TX
    fdb
           Handler_0
                                      ;$EFAA: CAN1RX
    fdb
           Handler_0
                                      ;$EFAC: CAN1ERR
    fdb
           Handler_0
                                      ;$EFAE: CAN1WU
    fdb
           Handler_0
                                      ;$EFB0: CANOTX
           Handler_0
    fdb
                                      ;$EFB2: CANORX
    fdb
           Handler 0
                                      ;$EFB4: CAN0ERR
           Handler_0
    fdb
                                      ;$EFB6: CANOWU
    fdb
           Handler_0
                                      ;$EFB8: FLASH
    fdb
           Handler_0
                                      ;$EFBA: EEPROM
           Handler_0
                                      ;$EFBC: SPI2
    fdb
    fdb
           Handler_0
                                      ;$EFBE: SPI1
           Handler_0
                                      ;$EFC0: IIC Bus
    fdb
    fdb
           Handler_0
                                      ;$EFC2: BDLC
    fdb
           Handler_0
                                      ;$EFC4: CRG self-clock-mode
    fdb
           Handler_0
                                      ;$EFC6: CRG PLL Lock
           Handler 0
                                      ;$EFC8: Pulse Accumulator B Overflow
    fdb
    fdb
           Handler_0
                                      ;$EFCA: Modulus Down Counter underflow
    fdh
           Handler_0
                                      ;$EFCC: PORTH
    fdb
           Handler 0
                                      :$EFCE: PORTJ
```

<sup>\*</sup> end registers

```
Handler_0
fdb
                                     ;$EFD0: ATD1
       Handler_0
                                     ;$EFD2: ATD0
fdb
fdb
       Handler_0
                                     ;$EFD4: SCI1 Serial System
       Handler_0
                                     ;$EFD6: SCI0 Serial System
fdb
fdb
       Handler_0
                                     ;$EFD8: SPI0
       Handler_0
                                     ;$EFDA: Pulse Accumulator Input Edge
fdb
fdb
       Handler_0
                                     ;$EFDC: Pulse Accumulator A Overflow
       Handler_0
                                     ;$EFDE: Enhanced Capture Timer Overflow
fdb
       Handler_0
                                     ;$EFE0: Enhanced Capture Timer Channel 7
fdb
       Handler_0
                                     $EFE2: Enhanced Capture Timer Channel 6
fdb
                                     ;$EFE4: Enhanced Capture Timer Channel 5
fdb
       Handler_0
       Handler_0
                                     ;$EFE6: Enhanced Capture Timer Channel 4
fdb
fdb
       Handler_0
                                     ;$EFE8: Enhanced Capture Timer Channel 3
                                     ;$EFEA: Enhanced Capture Timer Channel 2
;$EFEC: Enhanced Capture Timer Channel 1
fdb
       Handler_0
fdb
       Handler_0
       Handler_0
                                     $EFEE: Enhanced Capture Timer Channel 0
fdb
       RTI_ISR
fdb
                                     ;$EFF0: Real Time Interrupt (RTI)
fdb
       Handler_0
                                     ;$EFF2: IRQ
fdb
       Handler_0
                                     ;$EFF4: XIRQ
                                     ;$EFF6: Software Interrupt (SWI)
       Handler_0
fdb
fdb
       Handler_0
                                     ;$EFF8: Illegal Instruction Trap
fdb
       start
                ;$EFFA: COP Failure Reset
fdb
       Handler_0
                                     ;$EFFC: Clock Monitor Fail Reset
fdb
       start
                ;$EFFE: /RESET
```

LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers



# LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers

#### **General Description**

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15V power supplies.

The LM358 and LM2904 are available in a chip sized package (8-Bump micro SMD) using National's micro SMD package technology.

#### **Unique Characteristics**

- In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.
- The unity gain cross frequency is temperature compensated.
- The input bias current is also temperature compensated.


### **Advantages**

- Two internally compensated op amps
  - Eliminates need for dual supplies
- Allows direct sensing near GND and V<sub>OUT</sub> also goes to GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

#### **Features**

- Available in 8-Bump micro SMD chip sized package, (See AN-1112)
- Internally frequency compensated for unity gain
- Large dc voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz (temperature compensated)
- Wide power supply range:
- Single supply: 3V to 32V
- or dual supplies: ±1.5V to ±16V
- Very low supply current drain (500 µA) essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing

# Voltage Controlled Oscillator (VCO)





#### CT Series • Current Sensor for 50/60 Hz

AlfaMag Electronics

Part Number	CT 1015
Customer	
Product Type	Current transformer

#### SCHEMATIC:



#### **ELECTRICAL SPECIFICATION:**

- Rated input current : 15Amps - Primary to Secondary isolation : 2500VAC Operating frequency : 50 / 60Hz - Turns ratio : 1:1000 — DCR : 41.80Ω

- Io @ Vrms = 1.99V : 513µArms

 Ratio correction factor (RCF\*) : 1.01 @10% ( Multiply current reading by this factor to compensate for

transformer losses)

 $100\Omega$ 

0.10

# MECHANICAL DIMENSIONS:

 $2000\Omega$ 

5000Ω

1.12

Volt/Amp at rated Ip for different loads

500Ω

0.45


# MARKING INFORMATION:

**LOAD TEST DETAILS:** Rated Ip=15A  $R_L=100\Omega/0.023W$ Us=1.5V

ALFAMAG ELECTRONICS YY/WW CT1015

Trafo Weight:

0.017Kg/pc



All dimensions are in mm Linear dimensional tolerance ±0.2mm

AlfaMag Electronics \* 10830 Kinghurst Drive \* Houston, TX 77099 Phone: 832-775-1318 \* Fax: 832-775-1317 \* email: support@alfamag.com Toll Free: 800-413-6693 \* www.alfamag.com



## 1N4728A - 1N4758A Zener Diodes

April 2009

#### Tolerance = 5%



DO-41 Glass case

## Absolute Maximum Ratings \* Ta = 25°C unless otherwise noted

Symbol	Parameter	Value	Units		
P <sub>D</sub>	Power Dissipation @ TL ≤ 50°C, Lead Length = 3/8°	1.0	w		
	Derate above 50°C	6.67	mW/°C		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-65 to +200	°C		

<sup>\*</sup> These ratings are limiting values above which the serviceability of the diode may be impaired.

#### **Electrical Characteristics** $T_a = 25$ °C unless otherwise noted

Device	V <sub>Z</sub> (V) @ I <sub>Z</sub> (Note 1)		Test Current	Max. Zener Impedance			Leakage Current		Non-Repetitive Peak Reverse	
	Min.	Тур.	Max.	I <sub>Z</sub> (mA)	<b>Z</b> z@Iz (Ω)	<b>Z<sub>ZK</sub> @</b> <b>I<sub>ZK</sub> (Ω)</b>	I <sub>ZK</sub> (mA)	Ι <sub>R</sub> (μΑ)	V <sub>R</sub> (S)	Current I <sub>ZSM</sub> (mA) (Note 2)
1N4728A	3.135	3.3	3.465	76	10	400	1	100	1	1380
1N4729A	3.42	3.6	3.78	69	10	400	1	100	1	1260
1N4730A	3.705	3.9	4.095	64	9	400	1	50	1	1190
1N4731A	4.085	4.3	4.515	58	9	400	1	10	1	1070
1N4732A	4.465	4.7	4.935	53	8	500	1	10	1	970
1N4733A	4.845	5.1	5.355	49	7	550	1	10	1	890
1N4734A	5.32	5.6	5.88	45	5	600	1	10	2	810
1N4735A	5.89	6.2	6.51	41	2	700	1	10	3	730
1N4736A	6.46	6.8	7.14	37	3.5	700	1	10	4	660
1N4737A	7.125	7.5	7.875	34	4	700	0.5	10	5	605
1N4738A	7.79	8.2	8.61	31	4.5	700	0.5	10	6	550
1N4739A	8.645	9.1	9.555	28	5	700	0.5	10	7	500
1N4740A	9.5	10	10.5	25	7	700	0.25	10	7.6	454
1N4741A	10.45	11	11.55	23	8	700	0.25	5	8.4	414
1N4742A	11.4	12	12.6	21	9	700	0.25	5	9.1	380