

## **SPLL LIB Release Notes**

	Add support for 3-phase modules
V1_03_00_00	- Decoupled double synchronous reference frame (DDRF)
	- Synchronous reference frame (SRF)
V1_02_00_00	Updates to support EABI output format based CCS projects
	Major update to library interface to comply with coding standard for C2000
	SW. Following are the changes required in a typical application for SPLL Lib
	usage when migrating from an older version to this new library at init time as
	we now have reset and config function that will do all the settings.
	SPLL_1PH_SOGI
	Previous:
	SPLL_1PH_SOGI_init(AC_FREQ,
	<pre>((float)(1.0/CONTROL_ISR_FREQUENCY)), &amp;spll1);</pre>
	<pre>SPLL_1PH_SOGI_coeff_calc(((float)(1.0/CONTROL_ISR_FREQUENCY)),</pre>
V1_01_00_00	111 1 5 55 10 (51 1) (000 0050)
	<pre>spll1.lpf_coeff.b0=(float) (222.2862); spll1.lpf_coeff.b1=(float) (-222.034);</pre>
	New:
	SPLL_1PH_SOGI_reset(&spll1);
	SPLL_1PH_SOGI_config(&spll1,  AC FREQ,
	CONTROL_ISR_FREQUENCY,
	(float32_t)(222.2862), (float32_t)(-222.034));
	SPLL_1PH_SOGI_FLL
	Previous:
	<pre>SPLL_1PH_SOGI_FLL_init(AC_FREQ,</pre>
	sp113.k=0.5; sp113.gamma=20000;
	<pre>Previous: SPLL_1PH_SOGI_FLL_init(AC_FREQ,</pre>

```
SPLL 1PH SOGI FLL coeff calc(&spll3);
                 spl13.lpf coeff.b0=(float)(222.2862);
                 spll3.lpf coeff.b1=(float)(-222.034);
                 New:
                 SPLL_1PH_SOGI_FLL_reset(&spll3);
                 SPLL 1PH SOGI FLL config(&spl13,
                                       AC FREQ,
                                       CONTROL ISR FREQUENCY,
                                       (float32 t) (222.2862),
                                       (float32_t)(-222.034),
                                       (float32 t) 0.5,
                                       (float32_t) 20000);
                 SPLL_1PH_NOTCH
                 Previous
                 SPLL 1PH NOTCH init (AC FREQ,
                                   ((float)(1.0/CONTROL ISR FREQUENCY)),
                                     &spl12);
                 SPLL 1PH NOTCH coeff calc( (float) (CONTROL ISR FREQUENCY),
                                              (float) (AC FREQ*2.0),
                                               0.25,
                                               0.00001,
                                               &spl12);
                 spll2.lpf coeff.b0=(float)(222.2862);
                 spll2.lpf coeff.b1=(float)(-222.034);
                 New:
                 SPLL 1PH NOTCH reset(&spl12);
                 SPLL 1PH NOTCH config(&spll2,
                                        CONTROL ISR FREQUENCY,
                                        (float32 t) (222.2862),
                                        (float32 t) (-222.034),
                                        (float32 t) 0.25,
                                        (float32 t) 0.00001);
V1 00 00 00 or
   previous

    First release in Digital Power SDK.

   releases
```