

# **DSD LAB RECORD**

Software



SIDAK SINGH (24BCE1460)
AKSHIT MADATHIL (24BCE5304)
NIKETH (24BAI1600)
SHAASVAT R (24BAI1612)
PRAJWAN

## Verification of Boolean expression

```
add wave -position insertpoint sim:/test_2tol/*
VSIM 7> run

# sel = 0: i0 = 0: i1=0 --> f = x

# sel = 0: i0 = 1: i1=0 --> f = x

# sel = 0: i0 = 0: i1=1 --> f = x

# sel = 0: i0 = 1: i1=1 --> f = x

# sel = 1: i0 = 0: i1=0 --> f = 0

# sel = 1: i0 = 1: i1=0 --> f = 0

# sel = 1: i0 = 0: i1=1 --> f = 1

# sel = 1: i0 = 1: i1=1 --> f = 1
```

### • Aim-

To verify the given Boolean expression using Model Sim software.

Y=AB

### • Tools Required-

Model Sim software

#### • Code-

Design block code-


```
Ln#
      module pgmadd(a,b,y);
        input a;
 3
        input b;
        output y;
      and (y,a,b);
endmodule
 5
        Test bench code-
     pmodule pgmadd_tb;
        reg a;
10
        reg b;
11
        wire y;
12
        pgmadd uut (a,b,y);
13
        initial
     begin
14
        a = 0; b = 0;

#10 a = 0; b = 1;

#10 a = 1; b = 0;

#10 a = 1; b = 1;
15
16
17
18
        #10 $stop;
19
        $monitor($time, "a=$b, b=$b, y=$b", a,b,y);
20
        $dumpfile("dump.vcd");
21
        $dumpvars();
22
23
        end
24
        endmodule
25
26
```


## • Circuit Diagram-



### • Truth Table-

А	В	Υ
0	0	0
0	1	0
1	0	0
1	1	1

### • Output-



### • Result-

Hence the given Boolean expression has been verified.


## Implementation of Adder and subtractor Circuits

### • Aim-

To develop the source code for adders and subtractors by using VERILOG (Modelsim) and obtain the simulation.

- <u>Tools Required-</u> Model Sim software
- Half Adder:

## i)circuit diagram:



### ii)code:


## Design block -

```
Ln#
 1
     module half_adder(
 2
           input A,
 3
           input B,
 4
           output S,
 5
           output C
 6
      -);
 7
           assign S = A ^ B;
 8
           assign C = A & B;
 9
       endmodule
10
11
```

#### Test bench -


```
Ln#
1
     module tb half adder;
 2
           reg A, B;
           wire S, C;
 3
 4
           half_adder uut (
 5
               .A(A),
 6
               .B(B),
 7
               .S(S),
 8
               .C(C)
 9
           );
     中
10
           initial begin
               $monitor("A = %b, B = %b, Sum = %b, Carry = %b", A, B, S, C);
11
12
               A = 0; B = 0; #10;
               A = 0; B = 1; #10;
13
14
               A = 1; B = 0; #10;
15
               A = 1; B = 1; #10;
16
               $stop;
17
           end
18
       endmodule
19
20
```

## iii)Output:



### • Half Subtractor:

## i)Circuit diagram:



## ii)code:


Design block-

```
Ln#
     module half subtractor (
 2
           input A,
 3
           input B,
 4
           output D,
 5
           output B out
 6
      H);
 7
           assign D = A ^ B;
 8
           assign B out = ~A & B;
 9
       endmodule
10
11
```

#### Test bench-


```
Ln#
1
     module tb_half_subtractor;
          reg A, B;
 3
           wire D, B_out;
 4
     ¢
           half_subtractor uut (
 5
                .A(A),
 6
               .B(B),
 7
               .D(D),
 8
               .B_out(B_out)
9
    P
10
           initial begin
               $monitor("A = %b, B = %b, Difference = %b, Borrow = %b", A, B, D, B_out);
11
               A = 0; B = 0; #10; A = 0; B = 1; #10;
12
13
               A = 1; B = 0; #10;
14
15
               A = 1; B = 1; #10;
16
               $stop;
17
           end
18
      endmodule
19
20
```

### iii)Output:



### • Full adder:

### i)circuit diagram:



### ii)code:


#### Design block-

```
Ln#
1
     module full_adder(
 2
           input A,
 3
           input B,
 4
           input Cin,
 5
           output S,
 6
           output Cout
 7
      -);
           assign S = A ^ B ^ Cin;
 8
 9
           assign Cout = (A & B) | (Cin & (A ^ B));
10
       endmodule
11
12
```

#### Test bench-


```
1
     module tb_full_adder;
           reg A, B, Cin;
           wire S, Cout;
3
4
           full_adder uut (
5
                .A(A),
                .B(B),
6
                .Cin(Cin),
8
                .S(S),
                .Cout (Cout)
10
11
           initial begin
12
               $monitor("A = %b, B = %b, Cin = %b, Sum = %b, Carry-out = %b", A, B, Cin, S, Cout);
               A = 0; B = 0; Cin = 0; #10; A = 0; B = 1; Cin = 0; #10;
13
14
15
               A = 1; B = 0; Cin = 0; $10;
16
               A = 1; B = 1; Cin = 0; #10;
               A = 0; B = 0; Cin = 1; #10;
17
18
               A = 0; B = 1; Cin = 1; #10;
19
               A = 1; B = 0; Cin = 1; #10;
               A = 1; B = 1; Cin = 1; #10;
20
21
                $stop;
           end
22
23
       endmodule
24
25
```

### iii)Output:



### • Full subtractor:

### i)circuit diagram:



### iii)code:


### Design block-

```
Ln#
 1
     module full subtractor (
 2
           input A,
 3
           input B,
 4
           input Bin,
 5
           output D,
           output Bout
 6
 7
      h);
 8
           assign D = A ^ B ^ Bin;
 9
           assign Bout = (A \& (B | Bin)) | (~B \& Bin);
10
       endmodule
11
12
```

#### Test bench-

```
Ln#
     module tb_full_subtractor;
 1
           reg A, B, Bin;
3
           wire D, Bout;
 4
            full_subtractor uut (
5
                .A(A),
6
                .B(B),
                .Bin(Bin),
                .D(D),
.Bout(Bout)
8
9
10
            );
11
            initial begin
12
                $monitor("A = %b, B = %b, Bin = %b, Difference = %b, Borrow-out = %b", A, B, Bin, D, Bout);
                A = 0; B = 0; Bin = 0; #10;
A = 0; B = 1; Bin = 0; #10;
13
14
15
                A = 1; B = 0; Bin = 0; $10;
                A = 1; B = 1; Bin = 0; $10;
16
17
                A = 0; B = 0; Bin = 1; #10;
                A = 0; B = 1; Bin = 1; #10;
18
19
                A = 1; B = 0; Bin = 1; $10;
20
                A = 1; B = 1; Bin = 1; $10;
21
               $stop;
22
            end
23
      endmodule
24
25
```

### iii)Output:



#### • Result-

Hence the adders and subtractors have been implemented

## <u>Design of Decoders</u>


## • <u>Aim:</u>

To design and implement Decoder circuit using VERILOG(Modelsim) and obtain the simulation.

• Tools Required: Model Sim Software.

### 2:4 Decoder:

## i)Circuit Diagram:



### ii)Code:

```
Ln#
     module decoder24_g(e,a,b,d);
 1
 2
       input e,a,b;
 3
       output [3:0]d;
 4
       wire ne, na, nb;
 5
       not n0 (enb, en);
 6
       not nl (na, a);
       not n2 (nb, b);
 8
       nand n3(y[0], ne, na, nb);
 9
       nand n4(y[1], ne, na, b);
       nand n5(y[2],ne,a,nb);
10
11
       nand n6(y[3], ne, a, b);
12
       endmodule
13
14
```

#### **Data Flow:**

```
Ln#
1
     module decoder24_d(e,a,b,d);
 2
       input e,a,b;
 3
       output [3:0]d;
 4
       wire ne, na, nb;
 5
       assign ne = ~e;
 6
       assign na = ~a;
 7
       assign nb = ~b;
 8
       assign d[0] = ~(nesnasnb);
 9
       assign d[1] = ~(nesnasb);
10
       assign d[2] = ~(nesasnb);
11
       assign d[3] = ~(nesasb);
12
       endmodule
13
14
```

#### Behavioural modelling:

```
Ln#
 1
     module decoder24 b(e,a,b,d);
 2
       input e,a,b;
 3
       output reg [3:0]d;
      always @(e,a,b)
 4
 5
     白
            begin
 6
            if (e==0)
 7
     白
                begin
 8
                   if (a==1'b0 & b==1'b0) d=4'b1110;
 9
                   else if (a==1'b0 & b==1'b1) d=4'b1101;
10
                   else if (a==1'b1 & b==1'b0) d=4'b1011;
11
                   else if (a==1 & b==1) d=4'b0111;
12
                   else d=4'bxxxx;
13
                end
14
            else
15
              d=4'b1111;
16
          end
17
       endmodule
18
19
```


#### Test Bench:

```
Ln#
     module decoder24_g_tb;
 1
 2
       reg a,b,e;
 3
       wire [3:0]d;
 4
       decoder24_g dut(e,a,b,d);
 5
         initial
 6
           begin
 7
             e=1;a=1'bx;b=1'bx;
 8
       #5 e=0;a=0;b=0;
 9
       #5 e=0;a=0;b=1;
10
       #5 e=0;a=1;b=0;
11
       #5 e=0;a=1;b=1;
12
       #5 $stop;
13
           end
14
       endmodule
15
16
```

## iii)Truth Table:

A1	A0	YO	Y1	Y2	Y3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

## • Output:



```
VSIM 2> run -all
# Time=0 | e=0 a=0 b=0 => d=1110
# Time=10000 | e=0 a=0 b=1 => d=1101
# Time=20000 | e=0 a=1 b=0 => d=1011
# Time=30000 | e=0 a=1 b=1 => d=0111
# Time=40000 | e=1 a=0 b=0 => d=1111
# Time=50000 | e=1 a=0 b=1 => d=1111
# Time=60000 | e=1 a=1 b=0 => d=1111
# Time=70000 | e=1 a=1 b=1 => d=1111
# Time=70000 | e=1 a=1 b=1 => d=1111
# ** Note: $finish : C:/Modelsim_Everything/Decoder_Tb.v(16)
# Time: 80 ns Iteration: 0 Instance: /Decoder_tb
```

### • Result:


Hence decoder is designed.

## **Design and Implementation of Multiplexers**

• AIM:

To verify and study the truth table of 2:1 multiplexer circuit using modelism

- SOFTWARE REQUIRED: MODELISM
- CIRCUIT DIAGRAM:



• CODE:

#### **GATE LEVEL MODELING:**

```
Ln#
     module mux2tol(sel, il, i0, f);
 2
      i0, il, sel;
 3
       output f;
       wire nsel, wl, w2;
 4
 5
       not(nsel, sel);
       and(wl, i0, nsel);
 6
 7
       and (w2, i1, sel);
 8
       or(f, w1, w2);
 9
       Endmodule
10
11
```

#### **TEST BENCH:**

```
Ln#
1
     module test_mux2tol;
 2
         reg s, al, a0;
 3
         wire q;
 4
         mux2tol mux(.sel(s), .il(al), .i0(a0), .f(q));
 5
     白
        initial begin
 6
           monitor("sel = %b: i0 = %b, il = %b --> f = %b", s, a0, al, q);
 7
           s = 1'b0; al=1'b0; a0=1'b0;
8
           #10
9
           s = 1'b0; al=1'b0; a0=1'b1;
10
           #10
11
           s = 1'b0; al=1'b1; a0=1'b0;
12
           #10
13
           s = 1'b0; al=1'b1; a0=1'b1;
14
           #10
           s = 1'b1; a1=1'b0; a0=1'b0;
15
16
           #10
17
           s = 1'b1; a1=1'b0; a0=1'b1;
18
           #10
19
           s = 1'b1; a1=1'b1; a0=1'b0;
20
           #10
21
           s = 1'bl; al=1'bl; a0=1'bl;
22
        end
23
       endmodule
24
25
```

#### DATA FLOW: module mux2to1

```
add wave -position insertpoint sim:/test_2tol/*

VSIM 7> run

# sel = 0: i0 = 0: i1=0 --> f = x

# sel = 0: i0 = 0: i1=1 --> f = x

# sel = 0: i0 = 0: i1=1 --> f = x

# sel = 0: i0 = 1: i1=1 --> f = x

# sel = 1: i0 = 0: i1=0 --> f = 0

# sel = 1: i0 = 1: i1=0 --> f = 0

# sel = 1: i0 = 0: i1=1 --> f = 1

# sel = 1: i0 = 1: i1=1 --> f = 1
```


#### TRUTH TABLE:

SELECT(S)	INPUT(A)	INPUT(B)	OUTPUT(F)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

• RESULT: The multiplexer was successfully designed and implemented in ModelSim using basic logic gates, and its functionality was verified with the truth table.

## 1(Bit) magnitude comparator

- Aim- To verify the 1(Bit) magnitude comparator using Modelsim software.
- Tools required- Modelsim software
- Circuit Diagram-



• Code-

Design block code-

```
Ln#
1
     module Mag Comp(a, b, ol, o2, o3);
 2
        input a, b;
 3
       output ol, o2, o3;
 4
       assign ol = a \varepsilon (~b);
 5
        assign o2 = b \&(\sim a);
 6
       assign o3 = \sim (o1 | o2);
 7
       endmodule
 8
```

#### Test bench-

```
1
    module tb Mag Comp;
     reg a, b;
      wire ol, o2, o3;
      Mag_Comp uut (.a(a),.b(b),.ol(ol),.o2(o2), .o3(o3));
5
   initial begin
                     $display("Time\tA B | A>B A<B A=B");
                      $display("----");
                      a = 0; b = 0; $10;
8
                     $display("%0t\t%0d %0d | %0d %0d %0d", $time, a, b, o1, o2, o3);
9
10
                     a = 0; b = 1; $10;
11
                     $display("%0t\t%0d %0d | %0d %0d", $time, a, b, o1, o2, o3);
12
                     a = 1; b = 0; $10;
13
                     $display("%0t\t%0d %0d | %0d %0d %0d", $time, a, b, o1, o2, o3);
14
                     a = 1; b = 1; $10;
15
                     $display("%0t\t%0d %0d | %0d %0d", $time, a, b, o1, o2, o3);
16
                     Sfinish;
17
     - end
18
      endmodule
19
20
```

### • Truth Table-

Α	В	A>B	A=B	A <b< th=""></b<>
0	0	0	1	0
0	1	0	0	1
	•	ŭ		•
1	0	1	0	0
1	1	0	1	0

### • Output-

```
ModelSim>vsim -gui work.tb_magnitude_comparator

# vsim -gui work.tb_magnitude_comparator

# Start time: 08:56:32 on Feb 13,2025

# Loading work.tb_magnitude_comparator

# Loading work.magnitude_comparator

VSIM2> run

# A = 0, B = 0, A > B = 0, A = B = 1, A < B = 0

# A = 0, B = 1, A > B = 0, A = B = 0, A < B = 1

# A = 1, B = 0, A > B = 1, A = B = 0, A < B = 0

# A = 1, B = 1, A > B = 0, A = B = 1, A < B = 0

# A = 1, B = 1, A > B = 0, A = B = 1, A < B = 0

# A = 1, B = 1, A > B = 0, A = B = 1, A < B = 0

# A = 1, B = 1, A > B = 0, A = B = 1, A < B = 0

# A = 1, B = 1, A > B = 0, A = B = 1, B < B = 0

# A = 1, B = 1, A > B = 0, B = 1, B < B = 0

# A = 1, B = 1, B = 1, A > B = 0, B = 1, B < B = 0

# A = 1, B = 1, B = 1, B < 0, B = 1, B = 1, B < B = 0

# A = 1, B = 1, B = 0, A = B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B < B = 0, B = 1, B < B = 0

# A = 1, B = 1, B = 0, B = 1, B = 0

# A = 1, B = 1, B = 1, B = 0, B = 1, B = 0

# A = 1, B = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0

# A = 1, B = 0, B = 0

# A =
```

### • Result-

Thus the 1(Bit) magnitude comparator has been verified.