



---

# DSD LAB RECORD

---

Software



SIDAK SINGH (24BCE1460)  
AKSHIT MADATHIL (24BCE5304)  
NIKETH (24BAI1600)  
SHAASVAT R (24BAI1612)  
PRAJWAN

## Experiment – 1

### Verification of Boolean expression

```
add wave -position insertpoint sim:/test_2tol/*  
VSIM 7> run  
# sel = 0: i0 = 0: i1=0 --> f = x  
# sel = 0: i0 = 1: i1=0 --> f = x  
# sel = 0: i0 = 0: i1=1 --> f = x  
# sel = 0: i0 = 1: i1=1 --> f = x  
# sel = 1: i0 = 0: i1=0 --> f = 0  
# sel = 1: i0 = 1: i1=0 --> f = 0  
# sel = 1: i0 = 0: i1=1 --> f = 1  
# sel = 1: i0 = 1: i1=1 --> f = 1  
VSIM 8>
```

- Aim-

To verify the given Boolean expression using Model Sim software.

$Y=AB$

- Tools Required-


Model Sim software

- Code-

Design block code-

Ln#	
1	module pgmadd(a,b,y);
2	input a;
3	input b;
4	output y;
5	and (y,a,b);
6	endmodule
7	Test bench code-
8	module pgmadd_tb;
9	reg a;
10	reg b;
11	wire y;
12	pgmadd uut (a,b,y);
13	initial
14	begin
15	a = 0; b = 0;
16	#10 a = 0; b = 1;
17	#10 a = 1; b = 0;
18	#10 a = 1; b = 1;
19	#10 \$stop;
20	\$monitor(\$time, "a=%b, b=%b, y=%b", a,b,y);
21	\$dumpfile("dump.vcd");
22	\$dumpvars();
23	end
24	endmodule
25	
26	


- Circuit Diagram-



- Truth Table-

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

- Output-



Signal	Value
/pgmadd_tb/a	1
/pgmadd_tb/b	1
/pgmadd_tb/y	St1

```

VSI6> run
#           0 a=0, b=0, y=0
#          10 a=0, b=1, y=0
#          20 a=1, b=0, y=0
#          30 a=1, b=1, y=1
# ** Note: $stop      : C:/Modelsim_Everything/Verify_Boolean_Tb.v(13)
#   Time: 40 ps  Iteration: 0  Instance: /pgmadd_tb

```

- Result-

Hence the given Boolean expression has been verified.

## Experiment – 2

### Implementation of Adder and subtractor Circuits


- Aim-

To develop the source code for adders and subtractors by using VERILOG (Modelsim) and obtain the simulation.

- Tools Required- Model Sim software

- Half Adder:

i) circuit diagram:



ii)code:


Design block -

Ln#	
1	<code>module half_adder(</code>
2	<code>    input A,</code>
3	<code>    input B,</code>
4	<code>    output S,</code>
5	<code>    output C</code>
6	<code>);</code>
7	<code>    assign S = A ^ B;</code>
8	<code>    assign C = A &amp; B;</code>
9	<code>endmodule</code>
10	
11	

Test bench -


Ln#	
1	<code>module tb_half_adder;</code>
2	<code>    reg A, B;</code>
3	<code>    wire S, C;</code>
4	<code>    half_adder uut (</code>
5	<code>        .A(A),</code>
6	<code>        .B(B),</code>
7	<code>        .S(S),</code>
8	<code>        .C(C)</code>
9	<code>    );</code>
10	<code>    initial begin</code>
11	<code>        \$monitor("A = %b, B = %b, Sum = %b, Carry = %b", A, B, S, C);</code>
12	<code>        A = 0; B = 0; #10;</code>
13	<code>        A = 0; B = 1; #10;</code>
14	<code>        A = 1; B = 0; #10;</code>
15	<code>        A = 1; B = 1; #10;</code>
16	<code>        \$stop;</code>
17	<code>    end</code>
18	<code>endmodule</code>
19	
20	

### iii)Output:



- Half Subtractor:

#### i)Circuit diagram:



#### ii)code:

Design block-


Ln#	
1	<code>module half_subtractor(</code>
2	<code>input A,</code>
3	<code>input B,</code>
4	<code>output D,</code>
5	<code>output B_out</code>
6	<code>);</code>
7	<code>assign D = A ^ B;</code>
8	<code>assign B_out = ~A &amp; B;</code>
9	<code>endmodule</code>
10	
11	

### Test bench-

Ln#	
1	<code>module tb_half_subtractor;</code>
2	<code>reg A, B;</code>
3	<code>wire D, B_out;</code>
4	<code>half_subtractor uut (</code>
5	<code>.A(A),</code>
6	<code>.B(B),</code>
7	<code>.D(D),</code>
8	<code>.B_out(B_out)</code>
9	<code>);</code>
10	<code>initial begin</code>
11	<code>\$monitor("A = %b, B = %b, Difference = %b, Borrow = %b", A, B, D, B_out);</code>
12	<code>A = 0; B = 0; #10;</code>
13	<code>A = 0; B = 1; #10;</code>
14	<code>A = 1; B = 0; #10;</code>
15	<code>A = 1; B = 1; #10;</code>
16	<code>\$stop;</code>
17	<code>end</code>
18	<code>endmodule</code>
19	
20	




### iii) Output:



- Full adder:

### i) circuit diagram:



ii)code:


Design block-

Ln#	
1	module full_adder(
2	input A,
3	input B,
4	input Cin,
5	output S,
6	output Cout
7	);
8	assign S = A ^ B ^ Cin;
9	assign Cout = (A & B)   (Cin & (A ^ B));
10	endmodule
11	
12	

Test bench-


Ln#	
1	module tb_full_adder;
2	reg A, B, Cin;
3	wire S, Cout;
4	full_adder uut (
5	.A(A),
6	.B(B),
7	.Cin(Cin),
8	.S(S),
9	.Cout(Cout)
10	);
11	initial begin
12	\$monitor("A = %b, B = %b, Cin = %b, Sum = %b, Carry-out = %b", A, B, Cin, S, Cout);
13	A = 0; B = 0; Cin = 0; #10;
14	A = 0; B = 1; Cin = 0; #10;
15	A = 1; B = 0; Cin = 0; #10;
16	A = 1; B = 1; Cin = 0; #10;
17	A = 0; B = 0; Cin = 1; #10;
18	A = 0; B = 1; Cin = 1; #10;
19	A = 1; B = 0; Cin = 1; #10;
20	A = 1; B = 1; Cin = 1; #10;
21	\$stop;
22	end
23	endmodule
24	
25	

iii) Output:



- Full subtractor:

i) circuit diagram:



iii)code:


Design block-

Ln#	
1	module full_subtractor(
2	input A,
3	input B,
4	input Bin,
5	output D,
6	output Bout
7	);
8	assign D = A ^ B ^ Bin;
9	assign Bout = (A &~ (B   Bin))   (~B & Bin);
10	endmodule
11	
12	

Test bench-

Ln#	
1	module tb_full_subtractor;
2	reg A, B, Bin;
3	wire D, Bout;
4	full_subtractor uut (
5	.A(A),
6	.B(B),
7	.Bin(Bin),
8	.D(D),
9	.Bout(Bout)
10	);
11	initial begin
12	\$monitor("A = %b, B = %b, Bin = %b, Difference = %b, Borrow-out = %b", A, B, Bin, D, Bout);
13	A = 0; B = 0; Bin = 0; #10;
14	A = 0; B = 1; Bin = 0; #10;
15	A = 1; B = 0; Bin = 0; #10;
16	A = 1; B = 1; Bin = 0; #10;
17	A = 0; B = 0; Bin = 1; #10;
18	A = 0; B = 1; Bin = 1; #10;
19	A = 1; B = 0; Bin = 1; #10;
20	A = 1; B = 1; Bin = 1; #10;
21	\$stop;
22	end
23	endmodule
24	
25	

### iii)Output:



- Result-

Hence the adders and subtractors have been implemented

## Experiment – 3

### Design of Decoders


- Aim:

To design and implement Decoder circuit using VERILOG(Modelsim) and obtain the simulation.

- Tools Required: Model Sim Software.

#### 2:4 Decoder:

##### i)Circuit Diagram:



ii)Code:

Ln#	
1	<code>module decoder24_g(e,a,b,d);</code>
2	<code>input e,a,b;</code>
3	<code>output [3:0]d;</code>
4	<code>wire ne,na,nb;</code>
5	<code>not n0(enb,en);</code>
6	<code>not n1(na,a);</code>
7	<code>not n2(nb,b);</code>
8	<code>nand n3(y[0],ne,na,nb);</code>
9	<code>nand n4(y[1],ne,na,b);</code>
10	<code>nand n5(y[2],ne,a,nb);</code>
11	<code>nand n6(y[3],ne,a,b);</code>
12	<code>endmodule</code>
13	
14	

Data Flow:

Ln#	
1	<code>module decoder24_d(e,a,b,d);</code>
2	<code>input e,a,b;</code>
3	<code>output [3:0]d;</code>
4	<code>wire ne,na,nb;</code>
5	<code>assign ne = ~e;</code>
6	<code>assign na = ~a;</code>
7	<code>assign nb = ~b;</code>
8	<code>assign d[0] = ~(ne&amp;na&amp;nb);</code>
9	<code>assign d[1] = ~(ne&amp;na&amp;b);</code>
10	<code>assign d[2] = ~(ne&amp;a&amp;nb);</code>
11	<code>assign d[3] = ~(ne&amp;a&amp;b);</code>
12	<code>endmodule</code>
13	
14	

## Behavioural modelling:

Ln#	
1	<code>module decoder24_b(e,a,b,d);</code>
2	<code>input e,a,b;</code>
3	<code>output reg [3:0]d;</code>
4	<code>always @(e,a,b)</code>
5	<code>begin</code>
6	<code>if(e==0)</code>
7	<code>begin</code>
8	<code>if(a==1'b0 &amp; b==1'b0) d=4'b1110;</code>
9	<code>else if(a==1'b0 &amp; b==1'b1) d=4'b1101;</code>
10	<code>else if(a==1'b1 &amp; b==1'b0) d=4'b1011;</code>
11	<code>else if(a==1 &amp; b==1) d=4'b0111;</code>
12	<code>else d=4'bxxxx;</code>
13	<code>end</code>
14	<code>else</code>
15	<code>d=4'b1111;</code>
16	<code>end</code>
17	<code>endmodule</code>
18	
19	

## Test Bench:


Ln#	
1	<code>module decoder24_g_tb;</code>
2	<code>reg a,b,e;</code>
3	<code>wire [3:0]d;</code>
4	<code>decoder24_g dut(e,a,b,d);</code>
5	<code>initial</code>
6	<code>begin</code>
7	<code>e=1;a=1'bx;b=1'bx;</code>
8	<code>#5 e=0;a=0;b=0;</code>
9	<code>#5 e=0;a=0;b=1;</code>
10	<code>#5 e=0;a=1;b=0;</code>
11	<code>#5 e=0;a=1;b=1;</code>
12	<code>#5 \$stop;</code>
13	<code>end</code>
14	<code>endmodule</code>
15	
16	



### iii) Truth Table:

A1	A0	Y0	Y1	Y2	Y3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

- Output:



```
VSIM 2> run -all
# Time=0 | e=0 a=0 b=0 => d=1110
# Time=10000 | e=0 a=0 b=1 => d=1101
# Time=20000 | e=0 a=1 b=0 => d=1011
# Time=30000 | e=0 a=1 b=1 => d=0111
# Time=40000 | e=1 a=0 b=0 => d=1111
# Time=50000 | e=1 a=0 b=1 => d=1111
# Time=60000 | e=1 a=1 b=0 => d=1111
# Time=70000 | e=1 a=1 b=1 => d=1111
# ** Note: $finish      : C:/Modelsim_Everything/Decoder_Tb.v(16)
#   Time: 80 ns  Iteration: 0  Instance: /Decoder_tb
```

- Result:

Hence decoder is designed.

## Experiment – 4


### Design and Implementation of Multiplexers

- **AIM:**

To verify and study the truth table of 2:1 multiplexer circuit using modelism

- **SOFTWARE REQUIRED:** MODELISM

- **CIRCUIT DIAGRAM:**



- **CODE:**

GATE LEVEL MODELING:

Ln#	
1	<code>module mux2to1(sel, i1, i0, f);</code>
2	<code>  i0, i1, sel;</code>
3	<code>  output f;</code>
4	<code>  wire nsel, w1, w2;</code>
5	<code>  not(nsel, sel);</code>
6	<code>  and(w1, i0, nsel);</code>
7	<code>  and(w2, i1, sel);</code>
8	<code>  or(f, w1, w2);</code>
9	<code>Endmodule</code>
10	<code> </code>
11	

## TEST BENCH:

Ln#	
1	<code>module test_mux2to1;</code>
2	<code>reg s, a1, a0;</code>
3	<code>wire q;</code>
4	<code>mux2to1 mux(.sel(s), .i1(a1), .i0(a0), .f(q));</code>
5	<code>initial begin</code>
6	<code>  \$monitor("sel = %b: i0 = %b, i1 = %b --&gt; f = %b", s, a0, a1, q);</code>
7	<code>  s = 1'b0; a1=1'b0; a0=1'b0;</code>
8	<code>  #10</code>
9	<code>  s = 1'b0; a1=1'b0; a0=1'b1;</code>
10	<code>  #10</code>
11	<code>  s = 1'b0; a1=1'b1; a0=1'b0;</code>
12	<code>  #10</code>
13	<code>  s = 1'b0; a1=1'b1; a0=1'b1;</code>
14	<code>  #10</code>
15	<code>  s = 1'b1; a1=1'b0; a0=1'b0;</code>
16	<code>  #10</code>
17	<code>  s = 1'b1; a1=1'b0; a0=1'b1;</code>
18	<code>  #10</code>
19	<code>  s = 1'b1; a1=1'b1; a0=1'b0;</code>
20	<code>  #10</code>
21	<code>  s = 1'b1; a1=1'b1; a0=1'b1;</code>
22	<code>end</code>
23	<code>endmodule</code>
24	
25	

## DATA FLOW: module mux2to1

Ln#	
1	<code>input i0,i1,sel,</code>
2	<code>output f);</code>
3	<code>assign f = (~sel &amp; i0) (sel &amp; i1);</code>
4	<code>endmodule</code>
5	
6	

```

add wave -position insertpoint sim:/test_2tol/*
VSIM 7> run
# sel = 0: i0 = 0: i1=0 --> f = x
# sel = 0: i0 = 1: i1=0 --> f = x
# sel = 0: i0 = 0: i1=1 --> f = x
# sel = 0: i0 = 1: i1=1 --> f = x
# sel = 1: i0 = 0: i1=0 --> f = 0
# sel = 1: i0 = 1: i1=0 --> f = 0
# sel = 1: i0 = 0: i1=1 --> f = 1
# sel = 1: i0 = 1: i1=1 --> f = 1
VSIM 8>

```

### TRUTH TABLE:


SELECT(S)	INPUT(A)	INPUT(B)	OUTPUT(F)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

- **RESULT:** The multiplexer was successfully designed and implemented in ModelSim using basic logic gates, and its functionality was verified with the truth table.

## Experiment – 5

### 1(Bit) magnitude comparator

- Aim- To verify the 1(Bit) magnitude comparator using Modelsim software.
- Tools required- Modelsim software
- Circuit Diagram-



- Code-

Design block code-

Ln#	
1	<code>module Mag_Comp(a, b, o1, o2, o3);</code>
2	<code>input a, b;</code>
3	<code>output o1, o2, o3;</code>
4	<code>assign o1 = a &amp; (~b);</code>
5	<code>assign o2 = b &amp; (~a);</code>
6	<code>assign o3 = ~ (o1   o2);</code>
7	<code>endmodule</code>
8	
9	

### Test bench-

Ln#	
1	<code>module tb_Mag_Comp;</code>
2	<code>reg a, b;</code>
3	<code>wire o1, o2, o3;</code>
4	<code>Mag_Comp uut (.a(a),.b(b),.o1(o1),.o2(o2), .o3(o3));</code>
5	<code>initial begin</code>
6	<code>    \$display("Time\tA B   A&gt;B A&lt;B A=B");</code>
7	<code>    \$display("-----");</code>
8	<code>    a = 0; b = 0; #10;</code>
9	<code>    \$display("%0t\t%0d %0d   %0d %0d %0d", \$time, a, b, o1, o2, o3);</code>
10	<code>    a = 0; b = 1; #10;</code>
11	<code>    \$display("%0t\t%0d %0d   %0d %0d %0d", \$time, a, b, o1, o2, o3);</code>
12	<code>    a = 1; b = 0; #10;</code>
13	<code>    \$display("%0t\t%0d %0d   %0d %0d %0d", \$time, a, b, o1, o2, o3);</code>
14	<code>    a = 1; b = 1; #10;</code>
15	<code>    \$display("%0t\t%0d %0d   %0d %0d %0d", \$time, a, b, o1, o2, o3);</code>
16	<code>    \$finish;</code>
17	<code>end</code>
18	<code>endmodule</code>
19	
20	

- Truth Table-

A	B	A>B	A=B	A<B
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

- Output-

```
ModelSim> vsim -gui work.tb_magnitude_comparator
# vsim -gui work.tb_magnitude_comparator
# Start time: 08:56:32 on Feb 13,2025
# Loading work.tb_magnitude_comparator
# Loading work.magnitude_comparator
VSIM 2> run
# A = 0, B = 0, A > B = 0, A = B = 1, A < B = 0
# A = 0, B = 1, A > B = 0, A = B = 0, A < B = 1
# A = 1, B = 0, A > B = 1, A = B = 0, A < B = 0
# A = 1, B = 1, A > B = 0, A = B = 1, A < B = 0
# ** Note: $finish      : E:/24BCE5399/mag_comp_tb.v(43)
#   Time: 40 ps  Iteration: 0  Instance: /tb_magnitude_comparator
# 1
# Break in Module tb_magnitude_comparator at E:/24BCE5399/mag_comp_tb.v line 43
```

- Result-

Thus the 1(Bit) magnitude comparator has been verified.