Nama : Sidartha Prastya. P

NIM :13219033

Praktikum 2

1. Pada project pertama ini, diperintahkan untuk membuat suatu adder-substractor (substractor yang terbuat dari fulladder) yang terdiri dari 3 file, yaitu fulladder, adder-n-bit, dan adder-substractor. (Bilangan 16 bit)

File 1.1: fulladder.vhd

```
fulladder.vhd
     adder_substractor.vhd
                                                                      adder_nbit.vhd
     66 7 ##
                     P P 10 0 🐷
 4
 1
     □--Nama
                   : Sidartha Prastya. P
      --NIM
 2
                   : 13219033
 3
       library ieee;
use ieee.std_logic_1164.all;
 45678
     ⊟entity fulladder is
           port (
     F
               x,y,cin : in std_logic;
sum,cout : out std_logic
 9
10
11
       end fulladder;
12
13
14
15
     □architecture Gate_level of fulladder is
           begin
     sum <= x xor y xor cin;
cout <= (x_and cin) or (x and y) or (y and cin);
16
17
           end Gate_level;
```

File 1.2: adder nbit.vhd

```
adder_substractor.vhd
                                           fulladder.vhd
                                                                           adder_nbit.vhd
 1
     □--Nama
                    : Sidartha Prastya. P
      --NIM
 2
                    : 13219033
 3
 4 5
        library ieee;
use ieee.std_logic_1164.all;
 67
      □entity adder_nbit is
 8
            Generic(N : integer);
            port(
    cin : in std_logic;
 9
      ₿
10
                       : in std_logic_vector(N-1 downto 0);
: in std_logic_vector(N-1 downto 0);
: out std_logic_vector(N-1 downto 0);
: out std_logic
11
                X
12
13
                sum
14
                cout
        end entity;
15
16
```

```
18
      □architecture Structural of adder_nbit is □ component fulladder is
19
      20
      port(
21
                    x,y,cin : in std_logic;
                    sum, cout : out std_logic
22
23
24
25
26
27
            end component;
            signal C : std_logic_vector(N-1 downto 0);
28
                           : fulladder
29
                Adder_0
30
                port map(___
      31
                    cin => Cin,
                    x \Rightarrow x(0), y \Rightarrow y(0),
32
33
34
                    sum => sum(0),
                    cout => C(0)
35
36
37
                );
                Adders: for i in 1 to N-1 generate
Adder: fulladder
38
      Ė
39
                    port map(

cin => C(i-1),

x => x(i),

y => y(i),
40
      ₽
41
42
43
44
                        sum => sum(i)
45
                        cout => C(i));
46
            end generate;
47
48
            cout \leftarrow C(N-1);
49
50
            end architecture Structural;
```

File 1.3: adder substractor.vhd

```
4
                                                                                    1
       adder substractor.vhd
                                                     fulladder.vhd
                                                                                              adder nbit.vhd
                                                                                                                     E3
 平 66 (7 排 排 加 M M 0 🖫 🙋 253 🖃
 1 2
                         : Sidartha Prastya. P
        □--Nama
        --NIM
                         : 13219033
  3
          library ieee;
use ieee.std_logic_1164.all;
 4
 5
  6
           -- Inisiasi adder substractor sebagai 16bit
       ⊟entity adder_substractor is

⊟ port(


| OP : in std_logic:
 8
  9
10
                              : in std_logic;
                    x_sub : in std_logic_vector(15 downto 0);
y_sub : in std_logic_vector(15 downto 0);
result_sub : out std_logic_vector(15 downto 0);
cout_sub : out std_logic_vector(15 downto 0);
11
12
13
14
15
          end entity;
16
17
        □ architecture Structural of adder_substractor is 
□ component adder_nbit is
18
19
               Generic (N: integer);
   port(
20
21
22
23
24
        : in std_logic;
: in std_logic_vector(N-1 downto 0);
: in std_logic_vector(N-1 downto 0);
: out std_logic_vector(N-1 downto 0);
: out std_logic
                         cin
                         X
25
26
27
28
                         SIJM
                         cout
               end component;
29
               signal truey: std_logic_vector(15 downto 0);
30
```

```
begin

substractor : for i in 0 to 15 generate
truey(i) <= y_sub(i) xor OP;
end generate;

adder : adder_nbit
Generic map (N => 16)
port map(OP, x_sub, truey,result_sub,cout_sub);
end Structural;
```

Hasil simulasi dapat dilihat seperti gambar di bawah ini:



Penjelasan:

Ketika OP = 1, maka vhdl akan melakukan operasi pengurangan. Untuk operasinya sendiri menggunakan input x dan input truey (input y yang diubah menjadi 2's complement bila OP = 1 / pengurangan). Input y diubah menjadi 2's complement dengan mengubah 0 menjadi 1 dan sebaliknya, kemudian carry in diinisiasi sama dengan OP.

2. Pada project kedua ini, diperintahkan untuk membuat suatu substractor-adder (substractor yang terbuat dari fullsubstractor) yang terdiri dari 3 file, yaitu fullsubstractor, substractor-n-bit, dan substractor-adder. (Bilangan 16 bit)

File 2.1: fullsubs.vhd

```
4
substractor_nbit.vhd
                                                                              40-
                                                     fullsubs.vhd
     66 (7) III III № 10 10 🛣 🛂 [25] 📃
                  : Sidartha Prastya. P
     □--Nama
      --NIM
                 : 13219033
 3
       library ieee;
use ieee.std_logic_1164.all;
 4
 5
 6
     ⊟entity fullsubs is
⊟ port (
 7 8
              x,y,bin : in std_logic;
subs,bout : out std_logic
 9
10
      end fullsubs;
11
12
13
14
15
     □architecture Gate_level of fullsubs is
     begin
              subs <= x xor y xor bin;
bout <= (not(x) and bin) or (not(x) and y) or (y and bin);
16
17
           end Gate_level;
18
```

File 2.2: substractor_nbit.vhd


```
substractor nbit.vhd
                                            fullsubs.vhd
       : Sidartha Prastya. P
       □--Nama
       --NIM
 2
                       : 13219033
 3
 4
         library ieee;
use ieee.std_logic_1164.all;
  5
 67
       □entity substractor_nbit is
 89
              Generic(N : integer);
             port(
  bin : in std_logic;
  x : in std_logic_vector(N-1 downto 0);
  y : in std_logic_vector(N-1 downto 0);
  subs : out std_logic_vector(N-1 downto 0);
  bout : out std_logic_vector(N-1 downto 0);
}
       10
11
12
13
14
15
        end entity;
16
17
       □architecture Structural of substractor_nbit is □ component fullsubs is
18
19
20
21
22
23
24
       port(
                       x,y,bin : in std_logic;
subs,bout : out std_logic
              end component;
25
26
27
28
              signal C : std_logic_vector(N-1 downto 0);
              begin
                  Adder_0 : fullsubs
port map(
29
30
```

```
bin => bin,
                    x => x(0),
y => y(0),
subs => subs(0),
32
33
35
                    bout \Rightarrow C(0)
36
37
                );
      38
                Adders : for i in 1 to N-1 generate
                    Adder : fullsubs
39
      1
                    port map(
bin => C(i-1),
40
41
42
                        x => x(i),
y => y(i),
subs => subs(i),
44
45
                        bout => C(i));
46
            end generate;
48
            bout \leftarrow C(N-1);
49
50
            end architecture Structural;
```

File 2.3: substractor adder.vhd

```
substractor_nbit.vhd
                                                                   substractor adder.vhd
       1
                        : Sidartha Prastya. P
: 13219033
  1
        □--Nama
        --NIM
  23
          library ieee;
use ieee.std_logic_1164.all;
  4 5
  6
        -- Inisiasi adder substractor sebagai 16bit
⊟entity substractor_adder is
  8 9
        port(
                   oP : in std_logic;
x_add : in std_logic_vector(15 downto 0);
y_add : in std_logic_vector(15 downto 0);
result_add : out std_logic_vector(15 downto 0);
bout_add : out std_logic_vector(15 downto 0);
10
11
12
13
14
          end entity;
15
16
17
        □architecture Structural of substractor_adder is
18
19
        component substractor_nbit is
               Generic (N: integer);
port(
        20
21
22
23
24
25
26
27
28
29
                                 : in std_logic;
: in std_logic_vector(N-1 downto 0);
: in std_logic_vector(N-1 downto 0);
: out std_logic_vector(N-1 downto 0);
: out std_logic
                        bin
                        X
                         subs
                        bout
                        );
               end component;
30
               signal truey: std_logic_vector(15 downto 0);
31
32
              begin
33
              substractor : for i in 0 to 15 generate
    truey(i) <= y_add(i) xor OP;</pre>
34
       ₿
35
               end generate;
36
37
               subs : substractor_nbit
38
                   Generic map (N => 16)
port map(OP, x_add, truey,result_add,bout_add);
39
40
41
42
               end Structural;
43
```

Hasil Simulasi dapat dilihat seperti di bawah ini:



Penjelasan:

Ketika OP = 1, maka vhdl akan melakukan operasi penambahan. Untuk operasinya sendiri menggunakan input x dan input truey (input y yang diubah menjadi 2's complement bila OP = 1 / penambahan). Input y diubah menjadi 2's complement dengan mengubah 0 menjadi 1 dan sebaliknya, kemudian carry in diinisiasi sama dengan OP. VHDL ini sama dengan nomor sebelumnya, hanya saja berbeda di logika fullsubstractor dengan mengubah x menjadi not(x).