Implementasi System Digital dengan VHDL

bagian 1 – review, kombinasional

Arif Sasongko

Tujuan

- Review Sistem Digital dan FPGA
- Memberi referensi/acuan untuk melakukan perancangan dan implementasi sistem digital berbasis FPGA
- Mempersiapkan untuk tugas besar kelompok ke-2

Bukan Tujuan

- Mempejari FPGA dan sistem digital → dianggap sudah ada dasar
- Mempalajari detail VHDL → tidak cukup 1 pertemuan
- Mempelajari fasilitas FPGA tertentu


Bahan

- Review Sistem Digital dan FPGA
- Review VHDL
- Contoh Design
- Eksperimen (dan tool)
- Review/Diskusi


Review Sistem Digital


- Based on Boolean Algebra (0/1, AND, OR, ...)
- Transistor (technology dependent) → Gate → RTL→ (higher level)
- Contoh sistem digital:
 - rangkaian kombinasional → adder √
 - rangkaian sekuensial → FSM
 - rangkaian kompleks (gabungan sekuensial dan kombinasional) → peripheral, co-processor
 - processor →8051, ARM

Review Sistem Digital: Kombinasional



Review Sistem Digital: Kombinasional





Structural/Herarchical (Contoh VHDL)

```
library ieee;
use ieee.std logic 1164.all;
entity Adder 4bit is
  port (
   Input1: in std logic vector(3 downto 0);
   Input2: in std logic vector(3 downto 0);
   Result: out std logic vector(4 downto 0)
end Adder 4bit;
architecture RTL of Adder 4bit is
Component fulladder is
  port (
    A,B,Cin: in std logic;
    S, Cout : out std logic
end component;
```

```
Signal Carry: std logic vector(3 downto
0);
begin
  FA1: fulladder port map
(Input1(0), Input2(0), '0', Result(0), Carry(0)
);
  FA2: fulladder port map
(Input1(1), Input2(1), Carry(0), Result(1), Car
ry(1));
  FA3: fulladder port map
(Input1(2), Input2(2), Carry(1), Result(2), Car
ry(2));
  FA4: fulladder port map
(Input1(3), Input2(3), Carry(2), Result(3), Car
ry(3));
  Result (4) <= Carry(3);
end RTL;
```

Template File VHDL

```
library ieee;
                                                                      LIBRARY
use ieee.std logic 1164.all;
ENTITY zzzz is
Port( A: in std_logic_vector 5 downto 0;
                                                                       ENTITY
    B: out std_logic );
ARCITECTURE xxx of entity zzzz
   Component declaration
   Signal declaration
                                                                        ARCHITECTURE
Begin
     Behaviour/Structure
End architecture xxx
```

Library

- WAJIB/SELALU digunakan (dalam RTL design): Library ieee;
- USE ieee.std_logic_1164.all;
- Mengunakan library sendiri use work.my_package.all; (misal)
- Mengunakan library vendor
- -Komponen FPGA
- -Komponen untuk simulasi (VITAL)

Bisa digunakan/Optional:
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_textio.all;
 use IEEE.std_logic_arith.all;
 use IEEE.numeric_bit.all;
 use IEEE.numeric_std.all;
 use IEEE.std_logic_signed.all;
 use IEEE.std_logic_unsigned.all;
 use IEEE.math_real.all;
 use IEEE.math_complex.all;

Library -- contoh

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
ENTITY adderLPM IS
   PORT (Cin : IN STD_LOGIC;
          X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
          Cout : OUT STD_LOGIC);
END adderLPM;
ARCHITECTURE Structure OF adderLPM IS
BEGIN
   instance: lpm_add_sub
       GENERIC MAP (LPM_WIDTH => 4)
       PORT MAP (
           dataa => X, datab => Y, Cin => Cin, result => S, Cout => Cout);
END Structure;
```

Entity Declaration

- PORT
 - Direction (in-out-inout)
 - Type: scalar vs vector
 - STD_LOGIC vs BIT, 9 value logic (1,0,Z,-,X,h,I,W,U)
- GENERIC
 - Contoh: GENERIC(n: INTEGER := 4);

ARCHITECTURE

- COMPONENT mendeskripsikan rangkaian lain yang akan digunakan (semacam function prototype di C)
- SIGNAL mendeskripsikan signal-signal internal yang digunakan di dalam Architecture (tidak bisa diakses dari luar)
- Block-block/bagian yang ada didalam architecture pada dasarnya PARALEL (sehingga urutan tidak penting)
- Yang dilakukan pada waktu membuat code VHDL pada dasarnya adalah MENGGAMBAR RANGKAIAN dan BUKAN MENDESKRIPSIKAN ALGORITMA

CONTOH

```
library IEEE;
use IEEE.std logic 1164.all;
entity Adder N Bit is
 Generic(N : integer := 8);
 Port(
    C_In : in std_logic;
           : in std_logic_vector(N-1 downto 0);
    Χ
           : in std_logic_vector(N-1 downto 0);
    Υ
    Sum : out std_logic_vector(N-1 downto 0);
    C out: out std logic
 ); end entity;
Architecture Structural of Adder N Bit is
component FULLADDER is
           port (
                                 : in std_logic;
                      C in
                      Χ
                                            : in std logic;
                      Υ
                                            : in std_logic;
                      Sum
                                            : out std_logic;
                      C out
                                 : out std logic
end component;
```

```
Signal C : std_logic_vector(N-1 downto 0);
begin
Adder_0: FULLADDER
port map(
                       C in => '0',
                       X \Rightarrow X(0)
                       Y => Y(0),
                       Sum => Sum(0),
                       C out \Rightarrow C(0)
);
Adders: for i in 1 to N-1 generate
           Adder: FULLADDER
           port map(
                       C_{in} => C(i-1),
                       X => X(i),
                       Y => Y(i),
                       Sum => Sum(i),
                       C out => C(i);
end generate;
C out \leq C(N-1);
end architecture structural;
```


CONTOH **Full Adder Full Adder** 4bit 5bit Full Adder 4bit Full Adder


```
Signal C : std_logic_vector(N-1 downto 0);
begin
Adder_0 : FULLADDER
port map(
                      C_in => '0',
                      X \Rightarrow X(0),
                      Y => Y(0),
                      Sum => Sum(0),
                      C_{out} => C(0)
);
Adders: for i in 1 to N-1 generate
           Adder: FULLADDER
           port map(
                      C_{in} => C(i-1),
                      X => X(i),
                      Y => Y(i),
                      Sum => Sum(i),
                      C_out => C(i));
end generate;
C_out <= C(N-1);
end architecture structural;
```


CONTOH PENGGUNAAN


```
Y : in std_logic_vector(N-1 downto 0);
Sum : out std_logic_vector(N-1 downto 0);
C_out : out std_logic);
end component;
Begin
myadder : Adder_N_Bit
Generic map(N:= 16)
Port map(


C_In => C_in,
A => A,
B => B,
Sum => Sum,
C_out -> C_out);
end architecture asep;
```














Implementasi System Digital dengan VHDL

bagian 2 – rangkaian sekuensial

Arif Sasongko

Bahan

- Review Rangkaian Sekuensial
- Flip-Flop
- Process
- FSM
- Contoh Rangkaian Sekuensial
- Contoh Rangkaian Sekuensial Higher abstraction
- Contoh Eksperimen!

Bahan

- Review Rangkaian Sekuensial
- Flip-Flop
- Process
- FSM
- Contoh Rangkaian Sekuensial
- Contoh Rangkaian Sekuensial Higher abstraction

Review Rangkaian Sekuensial


- Output Rangkaian Sekuensial tergantung input saat ini dan input sebelumnya
- Contoh:
 - Kalkulator, Vending machine
 - Processor
 - Hampir semua rangkaian digital mengandung bagian sekuensial
- Konten
 - Ada bagian rangkaian yang menyimpan informasi
 - Flip-flop, register, memory
 - FSM

Bahan


- Review Rangkaian Sekuensial
- Flip-Flop
- Process
- FSM
- Contoh Rangkaian Sekuensial
- Contoh Rangkaian Sekuensial Higher abstraction

Flip-Flop

- Bentuk paling sederhana latch (tanpa clock)
- Ada/memanfaatkan feedback
- Macam/jenis:
 - D-Flip flop
 - T-Flip flop
 - SR-Flip flop
 - JK-Flip flop




Flip flop




 $Q = Q_s$

(a) Graphical symbol





(b) Timing diagram

Flip-flop



(a) D Flip flop with Preset and Clear






(b) T-FF Truth table

(c) T- FF Graphical symbol

J	K	Q(t+1)
0	0	Q (t)
0	1	0
1	0	1
1	1	$\overline{\mathbf{Q}}\left(\mathbf{t}\right)$

(d) JK-FF Truth table



(e) JK-FF Graphical symbol

Bahan

- Review Rangkaian Sekuensial
- Flip-Flop
- Process
- FSM
- Contoh Rangkaian Sekuensial
- Contoh Rangkaian Sekuensial Higher abstraction

Process

- Rangkaian sekuensial membutuhkan process (Process ≠ R Sekuensial)
- Statement dalam process sekuensial
- Antar process sendiri block yang paralel
- Process akan dieksekusi setiap ada perubahan dalam sensitvity list!

```
process( .... sensitivity list ....)

declaration

begin

Sequential Statements

...

end process;
```

Process: Combinational Circuit (1)

```
Process(A, B)

begin

if A = '1' then

C <= A and B

C <= B;

else

C <= 0;

end if;

end
```

Process: Combinational Circuit (2)

```
Process(Current_State, input1)
Begin
  If Current_State = idle then
         Next State <= Current State;</pre>
         If input1 = '1' then
                  Next State <= fetch;</pre>
         End if;
  elsif Current_State = fetch then
         Next_State <= execute;</pre>
  elsif Current_State = Execute then
         Next State <= idle;
  else
         Next State <= idle
  end if;
end
```

HIGHER LEVEL ABSTRACTION !!!

Process: Combinational Circuit (3)

Semua input masuk ke sensitivity list

```
Process(A, B)
                              Process(A)
begin
                              begin
 if A = '1' then
                               if A = '1' then
      C <= B;
                                    C <= B;
 else
                               else
      C \leq 0;
                                    C \leq 0;
 end if;
                               end if;
end
                             end
```

Process: Combinational Circuit (4)

Output untuk semua kombinasi input terdifinisi

```
Process(A, B)
begin
    if A = '1' then
        C <= B;
else
        C <= 0;
end if;
end</pre>
Process(A,B)
begin
    if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        C <= B;
end if A = '1' then
        E = B;
end if A = '1' then
        E = B;
end if A = '1' then
        E = B;
end if A = '1' then
        E = B;
end if A = '1' then
        E = B;
end if A = '1' then
```

Process: FLIP-FLOP(1)

- Harus ada edge dalam statement
- Input yang ada diluar edge harus ada dalam sensitivity list

Process: FLIP-FLOP(2)

End Architecture behave;

```
Entity DFF is

Port( D, Clk : in std_logic;
    Q : out);

End entity

Architecture behave of DFF is

Begin

Process(Clk)

Begin

If clk = '1' and clk'event then
    Q <= D;
end if;
End Process;

D Flip Flop !!
```

Process: FLIP-FLOP(2)

D flip flop with reset

```
Process(Clk,reset)

Begin

If reset = '1' then

Q <= 0;

else

If clk = '1' and clk'event then

Q <= D;

end if;

End if;

End Process
```

Process: FLIP-FLOP(3) T flip flop Process(Clk, T) Begin If clk = '1' and clk'event then if T = '1' then $Q \le D$; end if; end if;

End Process

Process: FLIP-FLOP(4)

Banyak flip-flop/Register (contoh 8bit)

```
Process(Clk,reset)

Begin

If reset = '1' then

Q <= "00000000";

else

If clk = '1' and clk'event then

Q <= D;

end if;

End if;

End Process
```


Bahan

- Review Rangkaian Sekuensial
- Flip-Flop
- Process
- FSM
- Contoh Rangkaian Sekuensial
- Contoh Rangkaian Sekuensial Higher abstraction
- Contoh Eksperimen!

FSM:State Machine

- Rangkaian digital sekuensial biasanya dimodelkan sebagai Finite State Machine (FSM)
- State mewakili (mengkodifikasi) seluruh input sebelumnya
- JADI output tergantung dari dua hal output dan state
- Ada dua model:
 - Meally model
 - Moore model


FSM: Clocked synchronous state machines:



FSM:Contoh

- Sebuah vending machine (mesin penjual otomatis) yang menjual permen seharga 1500 rupiah
- Mesin ini menerima dua jenis input:
 - Uang logam lima ratus rupiah (diwakili variable/literal L)
 - Uang logam Seribu rupiah (diwakili variable/literal S)
- Mesin ini mengeluarkan dua jenis output:
 - Permen (diwakili variable/literal P)
 - Kembalian limaratus rupiah (diwakili variable/literal K)
- Mesin ini menerima input satu per satu (mekaniknya membatasi tidak bisa menerima uang lima ratus dan seribu bersamaan
- State dalam sistem ini akan mewakili kredit/jumlah uang yang sudah dimasukan

FSM:State diagram





Misal:


State	Q_2	Q_1	Q_0
S_Start	0	0	0
S_Limaratus	0	0	1
S_Seribu	0	1	0
S_Seribulima	0	1	1
S_Duaribu	1	0	0


Clocked synchronous state machines:











Misal: State **Next State** L'S' L'S $Q_2Q_1Q_0$ LS' LS 0 0 0 000 010 001 xxx 000 0 1 0.010 1 1 010 X X X0 1 0 010 100 001 xxx 000 1 1 000 $0 \ 0 \ 0$ $0 \ 0 \ 0$ X X X1 0 0 000 000 000 X X X1 0 1 X X XX X XX X XXXXXXX1 1 0 X X XX X XX X XXXXXXX1 1 1 X X XX X XX X XXXXXXX

FSM:Next State and Output Logic

Misal:										
State	Next S	State (I	$D_2D_1D_0$,)						
$Q_2Q_1Q_0$	L'S'	ĽS	LS'	LS	PΚ					
0 0 0	000	010	001	XXX	0 0					
0 0 1	001	011	010	XXX	00					
0 1 0	010	100	001	XXX	0 0	State		_	Q_{i}	$_{2}Q_{1}C$
0 1 1	000	000	000	XXX	10	S_Start S_Limaratus	0	U	0	0
1 0 0	000	000	000	XXX	11	S Seribu			0	1
1 0 1	XXX	XXX	XXX	XXX	XX	S Seribulima	0	1	1	
1 1 0	XXX	XXX	XXX	XXX	XX	S_Duaribu			1	0
1 1 1	XXX	xxx	xxx	XXX	XX					

FSM:Next State and Output Logic

Next State Logic

$$\begin{aligned} &D_{0} = Q_{1}Q_{0}L' + Q_{2}LQ_{0} \\ &D_{1} = Q_{2}Q_{1}S + Q_{1}'Q_{0}L + Q_{1}Q_{0}'L'S' \\ &D_{2} = Q_{2}'Q_{1}Q_{0}'L'S \end{aligned}$$

Output Logic

$$P = Q_2 Q_1' Q_0' + Q_1 Q_0$$

 $K = Q_2 Q_1' Q_0'$

```
Architecture Gatelevel of VendingMachine is
                              signal Q,D: std logic vector(2 downto 0);
begin
-- State Register: advance to the next state
process (CLOCK, reset)
begin
                              if reset = '1' then
                                                            Q <= "000":
                              elsif (rising_edge(CLOCK)) then
                                                            Q \leq D:
                              end if:
end process;
   -- Next State Logic
          D(0) \le (Q(1)) and Q(0) and not L) or (Q(2)) and L and Q(0);
          D(1) \le (Q(2)) and Q(1) and Q(1) and Q(0) and Q(0) and Q(1) and Q(0) and Q(1) and 
          D(2) \le \text{not } Q(2) \text{ and } Q(1) \text{ and not } Q(0) \text{ and not } L \text{ and } S;
   --Output LOGIC
          P \le (Q(2) \text{ and not } Q(1) \text{ and not } Q(0)) + (Q(1) \text{ and } Q(0));
          K \leq Q(2) not Q(1) and not Q(0);
end Behavioural;
```

```
Architecture Behavioural of Control FSM is
type my state type is (S Start, S Limaratus, S Seribu,
   S Seribulima, S Duaribu);
signal current state, next state: my state type;
begin
-- State Register: advance to the next state
process (CLOCK, reset)
begin
        if reset = '1' then
                current state <= S Start;
        elsif (rising_edge(CLOCK)) then
                current state <= next state;
        end if:
end process;
-- Next State Logic
process (current state, START)
begin
        next state <= current state;</pre>
                case current state is
```

```
when S Start =>
         if L = '1' then
                   next state <= S Limaratus;</pre>
         end if;
         if S = '1' then
                   next state <= S Seribu;</pre>
         end if;
when S Limaratus =>
         if L = '1' then
                   next state <= S Seribu;</pre>
         end if;
         if S = '1' then
                   next state <= S Seribulima;</pre>
         end if;
when S Seribu =>
         if L = '1' then
                   next state <= S Seribulima;</pre>
         end if;
         if S = '1' then
                   next state <= S Duaribu;</pre>
         end if;
```

FSM:Cara alternatif: RTL level

Next State Logic

$$\begin{aligned} &D_{0} = Q_{1}Q_{0}L' + Q_{2}LQ_{0} \\ &D_{1} = Q_{2}Q_{1}S + Q_{1}'Q_{0}L + Q_{1}Q_{0}'L'S' \\ &D_{2} = Q_{2}'Q_{1}Q_{0}'L'S \end{aligned}$$

Output Logic

$$P = Q_2Q_1'Q_0' + Q_1Q_0$$

 $K = Q_2Q_1'Q_0'$

FLIP-FLOP(5)

Register pada Mealy/Moore machine (State memory) Process(Clk,reset)

```
Begin
    If reset = '1' then
        Current_State <= idle;
    else
        If clk = '1' and clk'event then
             Current_State<= Next State;
        end if;
        End if;
End Process</pre>
```

```
Process(current_state)
                                      NEXT STATE
Begin
                                      LOGIC
 case current_state is
      when idle =>
             if start_s = '1' then
                    next_state <= count;</pre>
             end if;
      when idle =>
             if time_up= '1' then
                    next_state <= waiting;</pre>
             end if;
      when idle =>
             if start s = '0' then
                    next_state <= idle;</pre>
             end if;
End Process
```

State Memory

Register pada Mealy/Moore machine

```
Process(Clk,reset)

Begin

If reset = '1' then

current_state <= idle;

else

If clk = '1' and clk'event then

current_state<= next_state;

end if;

End if;

End Process
```

```
Process(current_state,start_s,time_up)
Begin
                                  Output Logic
 case current_state is
      when idle =>
            Timer <= '0';
            Count_Enable <= '0';
      when Count =>
            Timer <= '1';
      when idle =>
      end case;
End Process
```

Simulasi menggunakan modelsim

- Buat project (tidak perlu kalau membuka langsung dari Quartus)
- Compile
- Pilih entity yang akan disimulasi
- Pilih signal yang akan diamati
- Beri masukan ke signal-signal input
- Running simulasi
- Amati signal

Simulasi modelsim: compile

- Ada dua tab: project dan library → pilih project untuk menambah source file dan mengcompile
- Untuk menambahkan source file: project → add to project → new file
- Untuk menngcompile: pilih file yang ingin dicompile click kanan pilih compile
- Sebaiknya compile dimulai dari file yang terkecil/terdalam

Simulasi modelsim: memilih entity untuk disimulasi

- Ada dua tab: project dan library → pilih library untuk menambah source file dan mengcompile
- Untuk memilih, buka folder work
- Pilih entity yang ingin disimulasikan (click kanan, pilih simulate)

Simulasi modelsim: memilih signal untuk ditampilkan

- Bisa dilakukan setelah ada entity yang disimulasi
- Ada dua cara:
 - Add \rightarrow add to wave
 - Melalui jendela object, pilih object yang ingin ditampilkan di wave
- Semua input harus ditampilkan di jendela wave

Simulasi Modelsim: Masukan signal-signal input

- Lihat dijendela wave
- Pilih signal, lalu pilih forve (untuk mendrive suatu level tertentu), atau clock (untuk mendrive signal dengan clock/level yang berganti ganti)
- Masukan dulu semua input
- Setelah itu simulasi dapat di-run dan berbagai signal dapat diamati

Implementasi System Digital dengan FPGA

bagian 3 – rangkaian komplex

Arif Sasongko


Bahan

- Rangkaian kompleks
- Contoh 1
- Dari Algoritma ke Rangkaian Digital


Rangkaian Kompleks

- Biasanya suatu sistem digital yang cukup kompleks diimplementasikan sebagai kombinasi
 - rangkaian sekuensial
 - rangkaian kombinasional
 - Register-register/memory
- Rangkaial kombinasional digunakan untuk blok-blok komputasi/logika
- Rangkaian sekuensial digunakan sebagai kontroler yang mengatur aliran data antara register dan rangkaian blok-blok komputasi/logika
- Register berfungsi sebagai penyimpan sementara data


CONTOH: Luas Trapesium




Sequential vs Combinational





DATAPATH dan FSM







Idle (Waiting for Go/input A)







Waiting for Go/input B







Cont Plus







Shift







Waiting for Go/input T






Multiply







CONTOH

Step	Register R	Register S	
1	15	21	R <s< td=""></s<>
2		3	R>S
3	12		R <s< td=""></s<>
4	9		R <s< td=""></s<>
5	6		R <s< td=""></s<>
6	3		