



Analog Assignment-4

Part-1



a)



b) By increasing 'l', 'r₀' channel resistance increases hence large r₀ makes current less sensitive to V_{DS}, which can lead to reduced error.




c)





d) The final values of the w/l for M1: width=968.4 nm, length= 12.431 um and for M2: width=2905.2 nm, length=12.431 um (If the device multiplier is **n** (often **m** = **n**), then **W_eff = n × W**, while **L stays the same**). Either way, the transconductance and drain current scale roughly with **W_eff**, and the **W/L** ratio scales by **n** when you set the multiplier to **n**.

e)



The gpdk180 nmos models, not characterized for such long channels. So max simulating length for proper accuracy is considered to be 20 um. So the minimum error by increasing 'l' is found to be 0.36%.





So the final values of the w/l for M1: width=400nm, length= 20 um.(Design:2) and for Design:1 the final values of the w/l for M1: width=968.4 nm, length= 12.431 um.

Area Comparison

Design:1

w=968.4 nm and l=12.431 um (computed value).

Area of each nmos = $w \cdot l = 12.038 \text{ p m}^2$

Area of 4 nmos = $4 \cdot w \cdot l = 48.152 \text{ p m}^2$


```
/tmp/areaDensity.Group26.2025Aug21_22h15m12s
*****  
Area and Density  
*****  
Library : Analog_Assignment_3  
Cell : Part_!  
View : maskLayout  
Option : current to bottom  
Stop Level : 31  
Created : UTC 2025.08.22 02:15:12.664  
  
*****  
Region : ((0.0 0.0) (8.725 0.0) (8.725 8.9) (0.0 8.9))  
TotalArea= 77.652500  
  
Layer : Nwell/drawing  
TotalArea= 0.000000  
Density= 0.000000
```

Design:2

w=400 nm and l= 20 um (computed value).

Area of each nmos = $w \cdot l = 8 \text{ p m}^2$

Area of 31 nmos = $31 \cdot w \cdot l = 248 \text{ p m}^2$



```

*****
Area and Density
*****
Library      : Analog_Assignment_3
Cell         : Part_1
View          : maskLayout
Option        : current to bottom
Stop Level   : 31
Created      : UTC 2025.08.22 02:08:51.933


*****
Region       : ((0.0 0.0) (24.2 0.0) (24.2 24.2) (0.0 24.2))
TotalArea= 585.640000


Layer         : Nwell/drawing
TotalArea= 0.000000
Density= 0.000000

```


Hence with 30 multipliers the total area is almost similar to that with 3 multipliers, with computation the total area coming out to be almost 601.8 pm²(As per the simulated value).

f)






g) While designing a current mirror, the main considerations are **matching, output resistance, compliance voltage, accuracy (mismatch, λ , body effect), frequency response, power trade-offs, and layout techniques**.




Part_2:


a) The output impedance calculated from the design is 17.889 kohm. The minimum required output voltage for error to be zero is 1.12103 V.



b)



c)The DC output resistance from the circuit is calculated as 17.889 kohm, whereas from DC sweep the magnitude of resistance at Vdd/2 is -2db and for AC analysis it is 1.8 db.



d)

