Fundamentals of Computer Systems A Single Cycle MIPS Processor

Martha A. Kim

Columbia University

Fall 2015

Illustrations Copyright © 2007 Elsevier

Let's Build a Simple Processor

Supported instructions:


- R-type: and, or, addu, subu, slt
- Memory instructions: lw, sw
- Branch instructions: beq

Version 2.0:


- I-type: addiu
- J-type: j


MIPS State Elements

This is the programmer-visible state in the ISA




ALU Interface and Implementation






Fetch instruction from instruction memory: Send the PC to the instruction memory's address





LW 1 0 0 0 1 1	base	rt	offset
1 - 0 0 0 - 1			


Read the base register






LW 1 0 0 0 1 1	base	rt	offset
1 - 0 0 0 - 1			

Sign-extend the immediate




LW 1 0 0 0 1 1	base	rt	offset
1 - 0 0 0 1 - 1			l

Add the base register and the sign-extended immediate to compute the data memory address




LW	base	rt	offset
1 + 0 0 0 0 + 1			

Read data from memory and write it back to rt in the register file



LW	base	rt	offset
1 + 0 0 0 0 + 1			


Add four to the program counter to determine address of the the next instruction to execute



LW 1 0 0 0 1 1	base	rt	offset
11.0.0.0.1.1			

Additional Elements for sw

Read rt from the register file and write it to data memory




SW 1 0 1 0 1 1	base	rt	offset
1 - 0 - 0 - 1			

Additional Elements for R-Type Instructions

Read from rs and rt

Write ALUResult to rd (instead of rt)




addu rd, rs, rt

	SPECIAL 0 _. 0 _. 0 _. 0 _. 0	rs	rt	rd	0,0,0,0	ADDU 1,0,0,0,0,1
_						8

Additional Elements for beq


Determine whether rs and rt are equal Calculate branch target address




beq rs, rt, offset

BEQ		r	_			_	_							ح۔						
0,0,0,1,0,0		1:	Տ 			r	L					1	OT	TS	et					_
																			97/	1

Add a controller to complete it






R-Type Instruction Encoding

addu rd, rs, rt

addu Tu,	13, 16				
SPECIAL 0,0,0,0,0,0	rs	rt	rd	0,0,0,0,0	ADDU 1,0,0,0,0,1
subu rd,	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	SUBU 1,0,0,0,1,1
and rd, i	rs, rt				
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0,0,0,0	AND 1,0,0,1,0,0
or rd, rs	s, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	OR 1 _, 0 _, 0 _, 1 _, 0 _, 1
slt rd,	rs, rt				
SPECIAL 0,0,0,0,0	rs	rt	rd	0,0,0,0,0	SLT 1 _, 0 _, 1 _, 0 _, 1 _, 0


The ALU Decoder




Part of the control unit responsible for implementing the opcode *Funct* field.

ALU Op	Funct	ALU Ctrl.	ALU Function						
00	_	010	Add						
-1	_	110	Subtract						
1-	100001	010	Add						
1-	100011	110	Subtract						
1-	100100	000	AND						
1-	100101	001	OR						
1-	101010	111	Slt						


Inst.	OP	RegWrite RegDst ALUSrc Branch MemWrite MemToReg ALUOp
R-type	000000	
lw	100011	
SW	101011	
beq	000100	




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011							
SW	101011							
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011	1	0	1	0	0	1	00
SW	101011							
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100	0	-	0	1	0	-	01



Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	g ALUOp		
R-type	000000	1	1	0	0	0	0	1-		
lw	100011	1	0	1	0	0	1	00		
SW	101011	0	-	1	0	1	-	00		
beq	000100	0	-	0	1	0	-	01		
addiu	001001	Can w	Can we do this with our datapath?							




Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp
R-type	000000	1	1	0	0	0	0	1-
lw	100011	1	0	1	0	0	1	00
SW	101011	0	-	1	0	1	-	00
beq	000100	0	-	0	1	0	-	01
addiu	001001	1	0	1	0	0	0	00




Additional Elements for the j Instruction

Inst.	OP	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemToReg	ALUOp	Jump
R-type	000000	1	1	0	0	0	0	1-	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	-	1	0	1	-	00	0
beg	000100	0	-	0	1	0	-	01	0
addiu	001001	1	0	1	0	0	0	00	0
j	000010	0	-	-	-	0	-		1



Processor Performance


The Critical Path Here: Load from Memory



Instruction Memory to Register File to ALU to Data Memory to Register File

The Critical Path Dictates the Clock Period

Element	Delay			
Register clk-to-Q	t _{pcq-PC}	30	ps	
Register setup	$t_{\sf setup}$	20		
Multiplexer	t_{mux}	25		
ALU	t_{ALU}	200		
Memory Read	t_{mem}	250		
Register file read	t_{RFread}	150		
Register file setup	$t_{RFsetup}$	20		



$$T_C = t_{pcq-PC} + t_{mem-I} + t_{RFread} + t_{ALU} + t_{mem-D} + t_{mux} + t_{RFsetup}$$

$$= (30 + 250 + 150 + 200 + 250 + 25 + 20) \text{ ps}$$

$$= 925 \text{ ps}$$

$$= 1.08 \text{ GHz}$$

Execution Time for Our Single-Cycle Processor

For a 100 billion-instruction task on our single-cycle processor with a 925 ps clock period,

$$\begin{array}{lll} \frac{\text{Seconds}}{\text{Program}} & = & \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}} \\ & = & 100 \times 10^9 \times 1 \times 925 \text{ ps} \\ & = & 92.5 \text{ seconds} \end{array}$$