Simulated a cycle accurate pipelined MIPS processor supporting 11, 32 bit instructions
L1 and L2 caches implemented with 32 bit instruction set
Simulated a Correlating Branch Predictor with 2-bit Saturating counters and a k bit BHR
-
Notifications
You must be signed in to change notification settings - Fork 0
siddarora7/Computer-Architecture-Project
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published