# **VLSI SYSTEM DESIGN LAB(ECE3001)**

(BY PROF.JAGANNADHA NAIDU K)


# LAB TASK-5 SUB-SYSTEM DESIGN ALU

**SLOT-A2** 


**NAME:SIDDHANT AGARWAL** 

**REGISTER NO:-17BEC0431** 


# **FULL ADDER**




#### **FULL ADDER SYMBOL**




# **4 BIT ADDER**




#### **4 BIT ADDER SYMBOL**




### **COMPLEMENTER**




#### **COMPLEMENTER SYMBOL**




# **2X1 MUX**



#### **4 BIT 2X1 MUX**



# **ALU DESIGN**



#### **OUTPUT ADEL SIMULATION**

10

11



A+1 A-1 **VLSI SYSTEM DESIGN** 

NAME:SIDDHANT AGARWAL REG NO:17BEC0431