

VLSI SYSTEM DESIGN LAB(ECE3001)

(BY PROF.JAGANNADHA NAIDU K)



LAB TASK-5

SUB-SYSTEM DESIGN ALU


SLOT-A2

NAME:SIDDHANT AGARWAL


REGISTER NO:-17BEC0431



FULL ADDERFULL ADDER SYMBOL

4 BIT ADDER




4 BIT ADDER SYMBOL






COMPLEMENTERCOMPLEMENTER SYMBOL

2X1 MUX



4 BIT 2X1 MUX



ALU DESIGNOUTPUT ADEL SIMULATION

C<0:1>	OUT<0:4>
00	A+B
01	A-B
10	A+1
11	A-1

VLSI SYSTEM DESIGN

NAME:SIDDHANT AGARWAL
REG NO:17BEC0431