

VLSI SYSTEM DESIGN LAB(ECE3001)

(BY PROF.JAGANNADHA NAIDU K)

TASK-4

D FLIP FLOP AND FULL ADDER


SLOT-L23+L24

NAME:SIDDHANT AGARWAL

REGISTER NO:-17BEC0431

AIM: To create CMOS dflip flop and perform transient analysis.

SCHEMATIC




FUNCTIONALITY



DELAY



POWER ANALYSIS



OBSERVATION/Result


$T_{pdrf}=0.2\mu s$ $T_{pdrf}=0.107\mu s$

Total delay= $(T_{pdrf}+T_{dfr})/2=0.1535\mu s$


AVG POWER=71.24nW


AIM:To create CMOS full adder and perform transient analysis.

SCHEMATIC



FUNCTIONALITY



Case:111-001(ABC)POWER

OBSERVATION/RESULT**PROPAGATION DELAY(SUM)**

<u>INPUT PATHS</u>	<u>DELAY</u>	<u>POWER(AVG)(microwatt)</u>
<u>111-001(ABC)</u>	<u>82ps</u>	<u>1.33</u>
<u>000-110(ABC)</u>	<u>79ps</u>	<u>1.322</u>

PROPAGATION DELAY(CARRY)

<u>INPUT PATHS</u>	<u>DELAY</u>	<u>POWER(AVG)(microwatt)</u>
<u>111-001(ABC)</u>	<u>10.09ns</u>	<u>1.33</u>
<u>000-110(ABC)</u>	<u>10.05ns</u>	<u>1.322</u>