




ASSIGNMENT - 2


By – Siddhant Abhyankar

REGISTRATION NUMBER – SC25M085


Circuit Dig:



Strong ARM Latch






Clock with 2 inverter buffers







RS Latch for storing the output

Simulations:

1. Run transient simulations and show the performance for an input differential voltage of 0.5 mV.









2. Estimate the lowest input differential voltage that the comparator can resolve, limited by metastability. You can do this by reducing the input differential voltage till the comparator is unable to make a decision.

Metastability (where our comparator is unable to make a proper accurate decision about the voltage differences, happens due to noise triggering) is observed to be on 499.7mV or at a input differential voltage of 0.3 mV



Output at Y was supposed to stay high but since the input voltage differences were very low because of which our strong arm latch went into metastability state. That's why we can here clearly observe that there are multiple occurrences where Y went to zero even it was supposed to not.




3. Run Montecarlo simulations (at least 300 runs) and estimate the 3σ of the offset voltage. Plot the histogram.

Transient Response**Fri Mar 20 05:32:43 2026**


Name Vis mcparmaset

/clk
/P
/Q
/Y
/X
/Vin1
/Vin2
/out1
/out2




Only X and Y transitions have been showed here

value(VT("/Y")) 1e-08



Here we can clearly see that there are plenty of times where values at $Y = 0$ i.e. at almost 100 samples even when input at V_{in2} was less than V_{in1} . This behaviour is due random mismatches occur in our circuit after fabrication and montecarlo simulation helps us to reimagine these

value(VT("/X") 1e-08)







10	value(VT("/X") 1e-08)	1.20017
11	value(VT("/Y") 1e-08)	1.1994

Test	Name	Yield	Min	Target	Max	Mean	Std Dev	Cpk	Errors
Yield Estimate: 100 %(300 passed/300 pts) Confidence Level: <not set> Filter: <not set>									
- analogLib:StrongArmLatch:1									
-	value(VT("/X") 1e-08)(summary)	100% (300/300)	1.2		1.201	1.2	145u		0
	value(VT("/X") 1e-08)	100% (300/300)	1.2	info	1.201	1.2	145u		0
-	value(VT("/Y") 1e-08)(summary)	100% (300/300)	1.199		1.2	1.2	264.3u		0
	value(VT("/Y") 1e-08)	100% (300/300)	1.199	info	1.2	1.2	264.3u		0

4. Estimate the noise of the comparator.

Circuit shows high level of noise figure at lower frequencies than at higher frequencies





Layout:

