



FPGA Computing Systems : Background Knowledge & Introductory Materials

Quiz Answers

**Week 4 : Politecnico di Milano Partial Reconfiguration
Research Initiatives**

Name : Harsh Siddhapura

Degree : Bachelor of Technology

Dept. : Information & Communication Technology



1. How the DRES D framework try to fill the productivity gap?

Through the automatic creation of the communication infrastructure between the host and the FPGA starting from a given functionality and the runtime code.

Trough the automatic creation of the integrable IP-core starting from a given functionality and the information on the communication infrastructure.

Correct

When DRES D has been created there were not automatic IP integration tools. See 2:13 of "Rationale behind DRES D and the work done by the Politecnico di Milano"

2. Which abilities did a methodology for the design of dynamically reconfigurable FPGA applications imply?

The identification and definition of the Reconfigurable Regions

The definition of the modules schedule trying to reduce the reconfiguration time

The identification of the bandwidth workload during the execution of the application

The identification of the correct device to execute the application on

3. CAOS can be seen as a meta framework to:

design an adaptive/extensible tool-chain

design a docker container to exploit reconfiguration

define a framework capable to support multi-FPGAs system design
