



# **FPGA Computing Systems : Background Knowledge & Introductory Materials**

## **Quiz Answers**

### **Week 3 : Partial Reconfiguration**

-----

**Name : Harsh Siddhapura**

**Degree : Bachelor of Technology**

**Dept. : Information & Communication Technology**

-----



1. What is a way to improve reconfiguration time?

**Identifying repeated structures**

Writing a better bitstream

Reconfiguring greater areas as possible

---

2. Why is useful the exploit of dynamic partial reconfiguration?

It allows to reconfigure concurrently multiple portions of the board while stopping the computation

It allows to reconfigure the FPGA multiple times without restarting the device

**It allows to hide reconfiguration time by exploiting computational stage dependencies**

---

3. What is the best way to cope with structural hazards and improve execution times on FPGAs?

Finding the right templates and reusing the computational units multiple times

Replicating the bitstream for each unit on each reconfigurable unit

**Given a bitstream changing, at runtime, the reconfigurable region it is assigned**

---