
The cache nill be implemented as a 2-D array.

It will be of the form:

reg [LINE-SIZE-1:0] cache [INDEX-1:0] [WAYS-1:0]

INE_SIZE



LINE-SIZE = Replacement BHS + DIrty BH + Valld BI++

Tag BHS + Data BHS

INDEX = Number of lines per way.

INDEX

WAYS = Number of ways an Hem with the same Index can be stored.

* For PLRU, there will be a separate array that maintains which line to replace when all ways are occupied.