


Cache Structure

017

The cache will be implemented as a 2-D array.
It will be of the form:

reg [LINE-SIZE-1:0] cache [INDEX-1:0] [WAYS-1:0]



$\text{LINE-SIZE} = \text{Replacement Bits}^* + \text{Dirty Bit} + \text{Valid Bit} + \text{Tag Bits} + \text{Data Bits}$

$\text{INDEX} = \text{Number of lines per way.}$

$\text{WAYS} = \text{Number of ways an item with the same index can be stored.}$

* For PLRU, there will be a separate array that maintains which line to replace when all ways are occupied.