


HIDA SWITCH

Page	Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	T1020 DDR3L MEMORY INTERFACE
4	DDR ICS
5	T1020 IFC INTERFACE
6	FLASH, RESET & UART
7	T1020 SYS
8	T1020 ETHERNET and SERDES INTERFACE
9	T1020 QE & USB
10	T1020 POWER SUPPLY
11	T1020 PLL FILTERs and GROUND
12	RGMII ETHERNET PHY
13	RGMII ETHERNET PHY GROUND
14	RGMII ETHERNET MAGNETICS
15	SGMII ETHERNET PHY
16	SGMII ETHERNET PHY GROUND
17	SGMII ETHERNET MAGNETICS
18	QSGMII PHY 1
19	QSGMII PHY 2
20	QSGMII MAGNETICS & CLOCK
21	CPLD & CLOCK
22	POWER & CONNECTORS

Version Control		
Version	Date	Modifications
V0.1	2015/02	First release of Schematics


Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, February 19, 2015	Sheet 1	of 22


SYSTEM BLOCK DIAGRAM



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Thursday, February 19, 2015	Sheet 2 of 22	


T1040 DDR3L MEMORY INTERFACE










Title <Title>				
Size A3	Document Number <Doc>			Rev <RevCode>
Date:	Monday, February 23, 2015	Sheet	4 of	22

FOR T1040 OVDD = 1.8V





T1040 FLASH RESET RS-422





Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 6 of	22

T1040 SYSTEM LOGIC INTERFACE










Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev A
Date:	Monday, February 23, 2015	Sheet 7	of 22

T1040 ETHERNET and SERDES INTERFACE




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 8	of 22

T1040 QE INTERFACE & USB INTERFACE






Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, February 23, 2015	Sheet	9 of 22

T1040 POWER SUPPLY




Title T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 10 of	22

T1040 PLL FILTERS and GROUND




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, February 23, 2015		Sheet 11 of 22

RGMII ETHERNET PORTS




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 12 of 22	


RGMII ETHERNET PORT 2




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 13 of 22	




Title			
<Title>			
Size B	Document Number	Rev	
	<Doc>	<Rev Code>	
Date:	Monday, February 23, 2015	Sheet	14 of 22



Title			
<Title>			
Size B	Document Number		Rev <RevCode>
	<Doc>		
Date:	Monday, February 23, 2015	Sheet 15 of 22	




Title		check	
Size	Document Number	Rev	
B	<Doc>	<RevCode>	
Date:	Monday, February 23, 2015	Sheet	16 of 22




QSGMII PHY 1

T1040 ONLY!




Title			
T1040RDB			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Monday, February 23, 2015	Sheet	18 of 22

T1040 ONLY!




QSGMII ETHERNET PORTs




Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Monday, February 23, 2015	Sheet 20 of	22

SYSTEM CLOCK GENERATORS



Title			
T1040RDB			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date: Monday, February 23, 2015	Sheet 21	of 22	



Title				
check				
Size B	Document Number <Doc>			Rev <Rev Code>
Date:	Monday, February 23, 2015	Sheet	22	of 22