Total No. of Questions—8]

[Total No. of Printed Pages—2

Seat	
No.	

operations.

[5252]-564

[6]

S.E. (Computer) (I Sem.) EXAMINATION, 2017 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

(2015 PATTERN) Time: Two Hours Maximum Marks: 50 (i)Neat diagrams must be drawn wherever necessary. *N.B.* :— Figures to the right side indicate full marks. (iii) Use of calculator is allowed. Assume suitable data if necessary. Multiply the following using Booth' algorithm. 1. (a)[6] Multiplicand = + 11Multiplier = -6Explain in brief RAID levels in detail. [6] (*b*) 2. Explain in detail IEEE standards for representing floating point (a)numbers in the following formats. (1) Single Precision (2)Double Precision [6] Explain cache updating policies in detail. (*b*) [6] What is the use of DMA? Explain cycle stealing in DMA.[6] 3. (a)What is machine instruction? Explain any three types of (*b*)

Or

4. (a) Compare memory mapped I/O and I/O mapped I/O. [06] P.T.O.

(<i>b</i>)	Explain the following addressing modes with <i>one</i> example each: [6]		
	(i) Displacement Addressing		
	(ii) Register Indirect		
5. (a)	List the features of 8086 microprocessor. [7]		
(<i>b</i>)	Write a short note on superscalar execution and superscalar		
	implementation. [6]		
	Or		
6. (a)	Explain the instruction pipelining. [6]		
(<i>b</i>)	Draw and explain architecture of 8086. [7]		
7. (a)	Write a control sequence for the following instruction for single		
	bus organization : ADD (R3), R1 [6]		
(<i>b</i>)	Explain in detail state table design method for hardwired control		
	design. [7]		
	or		
8. (a)	Draw and explain in detail block diagram of hardwired control		
	unit. [7]		
(<i>b</i>)	List the applications of microprogramming. [6]		
	19. Jr. S. A. S. A		
	4 2 R. P. P. R. P. R. P. R. P. R. P. R. P. R. P. P. R. P. R. P. R. P. R. P. R. P. P. P. P. R. P.		
[5252]-56	4 2		