			
Total	l No.	of Questions: 8] SEAT No. :	
P48	32	[Total	No. of Pages : 3
		[5152]-569	
		S.E. (Computer) (Semester - IV)	
		MICROPROCESSOR	
		(2015 Pattern)	
Time	2:2E	Hours] [Maxin	num Marks : 50
Instr	uctio	ions to the candidates:	
		1) Answer Question No.1 or 2, 3 or 4, 5 or 6 and 7 or 8.	
		2) Neat diagram must be drawn wherever necessary.3) Figures to the right indicate full marks.)
		4) Assume suitable data, if necessary.	
Q1)	a)	What is the use of following instructions?	[2]
	1	i) Wait	
		ii) Lock	
	b)	Explain segment address translation in detail.	[4]
	c)	Draw and explain segment descriptor.	[6]
		OR	
Q 2)	a)	What is the use of Direction Flag?	[2]
	b)	Draw and explain the system address and system segmen	nt registers. [4]
	c)	Explain the following instructions, mention flags affected	: [6]
		i) CWD	8
		ii) BT	(5)
		iii) LAHF	.00

- Q3) a) List the registers and data structures that are used in multitasking. [2]
 - b) Differentiate between memory mapped I/O and I/O mapped I/O. [4]
 - c) Explain what happens when an interrupt calls a procedure as an interrupt handler. [6]

OR

Q4) a) Write the two mechanisms that provide protection for I/O functions.[2]

	b)	What is IDT and how to locate IDT?	[4]
	c)	Explain the different exception conditions-Faults, Traps and Aborts.	.[6]
Q 5)	a)	Write short note on "Task Switch Breakpoint".	[3]
	b)	Write short note on "Protection within a V86 task".	[4]
	c)	Explain various debugging features of 80386.	[6]
		OR	
Q6)	a)	Write short note on "General Detect Fault".	[3]
	b) \	Which bit of EFLAGs indicates V86 mode? Explain, how hardware a software cooperate with each other to emulate V86 mode?	and [4]
	c)	Explain, how test registers are used in testing TLB?	[6]
Q7)	a)	Explain following signals	[3]
		i) ADS#	7
		ii) READY#	
		ii) READY#iii) NA#Write note on CLK2 and internal processor clock.	
	b)	Write note on CLK2 and internal processor clock.	[4]
	c)	Which data types are supported by 80387?	[6]
		OR O	

signals

through BE3#.

Explain following signals

PEREO

PREO **Q8)** a) [3] **[4]** b) ii) ss timing the state of the stat Draw read cycle with pipelined address timing. **[6]** c)