[Total No. of Printed Pages—3

Seat	Λ α
No.	9,01

[5459]-184

S.E. (Computer) (I Semester) EXAMINATION, 2018 COMPUTER ORGANIZATION AND ARCHITECTURE (2015 PATTERN)

Time: Two Hours

Maximum Marks: 50

- **N.B.** :— (i) Neat diagrams must be drawn wherever necessary.
 - (ii) Figures to the right side indicate full marks.
 - (iii) Use of calculator is allowed.
 - (iv) Assume suitable data if necessary.
- 1. (a) List the elements of Bus Design. Explain any two elements of Bus Design. [6]
 - (b) Using Booth's algorithm multiplies the following: [6]

 Multiplicand = +22

 Multiplier = -5

Or

- **2.** (a) Draw and explain data flow of floating point addition. [6]
 - (b) Explain Direct cache mapping technique with its advantages and disadvantages. [6]
- **3.** (a) What are data transfer modes of DMA? Explain any two in detail. [6]

P.T.O.

	(<i>b</i>)	Discuss the following I/O mechanisms for transferring data w	$^{\prime} \mathrm{ith}$
		a neat flowchart :	[6]
		(i) Programmed I/O	
		(ii) Interrupt driven I/O	
		Or	
4.	(<i>a</i>)	What is Machine Instruction? Explain types of Mach	ine
		Instructions.	[6]
	(<i>b</i>)	Explain the following addressing modes along with suita	ble
		example:	[6]
	,0	(i) Direct addressing	
	× ′	(ii) Indirect addressing	
		(iii) Displacement addressing mode	
5.	(a)	Draw and explain the functional block diagram of 8086.	[7]
	(<i>b</i>)	Explain the use of the following registers of 8086 CPU:	[6]
		(i) General purpose registers	
		(ii) Segment Register	
		(iii) Pointer and Index register(iv) Flag Register	
		(iv) Flag Register	
		Or	
6.	(a)	Draw and explain instruction cycle state diagram.	[7]
	(<i>b</i>)	Compare superscalar and superpipelined approaches in supersca	alar
		processor.	[6]
[5/50	1-194	2	

[5459]-184

7.	(<i>a</i>)	Explain the following instruction execution phases with suitable
		example: [7]
		(i) Fetch the instruction
		(ii) Fetch the operand
		(iii) Execute the instruction
	(<i>b</i>)	Draw and explain Microprogrammed Control Unit. [6]
		Or
8.	(a)	Explain in detail the following microinstruction sequencing
		techniques: [6]
		(i) Single Address Fields
	×,	(ii) Variable Address Fields
	(<i>b</i>)	Name the different design methods for hardwired control units.
		Explain in detail with any one design method. [7]
		65.75.
		6.23
		Rep. Mes. 16. Mes. 16
[5459	9]-184	3