

VLSI-FI-Filter-Design x GitHub Repo Creati... x edaplayground.com x Edit code - EDA Play... x Download file | iLove... x Project\_report.pdf.p... x New Tab x +

edaplayground.com

EDA playground New Run Save\* Resources Community Help Playgrounds Profile

### EPWave

From: 0ps To: 120,000ps

Get Signals Radix 100%

clk  
rst  
x[7:0]  
y[15:0]

0 20,000

0 14

Note: To revert to EPWave opening in a new browser window, set that

#### Scope

testbench  
.dut

#### Signal Name

clk  
rst  
x[7:0]  
y[15:0]

Append Selected Append All Close

0 32 0

Type here to search Desktop 9:51 AM 1/18/2026

VLSI-FI-Filter-Design x GitHub Repo Creati... x edaplayground.com x Edit code - EDA Play... x Download file | iLove... x Project\_report.pdf.pd... x New Tab x

edaplayground.com

EDA playground

New Run Save

Resources Community Help Playgrounds Profile

Brought to you by DOULOS

SystemVerilog/Verilog

UVM / OVM

Other Libraries

Tools & Simulators

Log vShare

testbench

```
1 // Code your testbench here
2 // or timescale example
3 timescale 1ns/1ps
4
5 module testbench;
6
7     reg clk;
8     reg rst;
9     reg signed [7:0] x;
10    wire signed [31:0] y;
11
12    fir_filter dut (
13        .clk(clk),
14        .rst(rst),
15        .x(x),
16        .y(y)
17    );
18
19    // clock generation
20    always #5 clk = ~clk;
21
22    initial begin
23        clk = 0;
24        rst = 1;
25        x = 0;
26
27        #10 rst = 0;
28
29        #10 x = 10;
30        #10 x = 20;
31        #10 x = 30;
32        #10 x = 40;
33        #10 x = 50;
34        #10 x = 0;
35
36        #50 $finish;
37    end
38
39    // waveform dump
40    initial begin
41        $dumpfile("fir_wave.vcd");
42        $dumpvars(0, testbench);
43    end
44 endmodule
```

design

```
1 // Code your design here
2 module fir_filter (
3     input clk,
4     input rst,
5     input signed [7:0] x,
6     output reg signed [31:0] y
7 );
8
9 // FIR coefficients (example: 4-tap)
10 parameter signed [7:0] h0 = 1,
11                    h1 = 2,
12                    h2 = 2,
13                    h3 = 1;
14
15 reg signed [7:0] shift_reg [0:3];
16 integer i;
17
18 always @(posedge clk or posedge rst) begin
19     if (rst) begin
20         for (i = 0; i < 4; i = i + 1)
21             shift_reg[i] <= 0;
22         y <= 0;
23     end else begin
24         shift_reg[0] <= x;
25         for (i = 1; i < 4; i = i + 1)
26             shift_reg[i] <= shift_reg[i-1];
27
28         y <= h0*shift_reg[0] +
29             h1*shift_reg[1] +
30             h2*shift_reg[2] +
31             h3*shift_reg[3];
32     end
33 end
34 endmodule
```

VCD info: dumpfile fir\_wave.vcd opened for output.  
testbench.sv:36: \$finish called at 320000 (1ps)  
Finding VCD file...  
./fir\_wave.vcd  
[2025-09-18 09:54:30 UTC] opening EPWave...  
Done

EPWave

9:54 AM  
1/18/2025

VLSI-FI-Filter-Design x GitHub Repo Crea... x edaplayground.com x Edit code - EDA Play... x Download file | iLove... x Project\_report.pdf.p... x New Tab x

edaplayground.com

EDA playground

New Run Save

Resources Community Help Playgrounds Profile

Brought to you by DOULOS

SystemVerilog/Verilog

UVM / OVM

Other Libraries

Tools & Simulators

Log vShare

testbench

```
1 // Code your testbench here
2 // or import examples
3 timescale 1ns/1ps
4
5 module testbench;
6
7     reg clk;
8     reg rst;
9     reg signed [7:0] x;
10    wire signed [31:0] y;
11
12    fir_filter dut (
13        .clk(clk),
14        .rst(rst),
15        .x(x),
16        .y(y)
17    );
18
19    // Clock generation
20    always #5 clk = ~clk;
21
22    initial begin
23        clk = 0;
24        rst = 1;
25        x = 0;
26
27        #10 rst = 0;
28
29        #10 x = 10;
30        #10 x = 20;
31        #10 x = 30;
32        #10 x = 40;
33        #10 x = 50;
34        #10 x = 0;
35
36        #50 $finish;
37    end
38
39    // waveform dump
40    initial begin
41        $dumpfile("fir_wave.vcd");
42        $dumpvars(0, testbench);
43    end
44 endmodule
```

Log vShare

VCD info: dumpfile fir\_wave.vcd opened for output.  
testbench.sv:36: \$finish called at 320000 (1ps)  
Finding VCD file...  
./fir\_wave.vcd  
[2025-03-13 09:57:20 UTC] opening \$FWAVE...

design.sv:2

```
1 // Code your design here
2 module fir_filter (
3     input clk,
4     input rst,
5     input signed [7:0] x,
6     output reg signed [31:0] y
7 );
8
9 // FIR coefficients (example: 4-tap)
10 parameter signed [7:0] h0 = 1,
11                    h1 = 2,
12                    h2 = 2,
13                    h3 = 1;
14
15 reg signed [7:0] shift_reg [0:3];
16 integer i;
17
18 always @(posedge clk or posedge rst) begin
19     if (rst) begin
20         for (i = 0; i < 4; i = i + 1)
21             shift_reg[i] <= 0;
22         y <= 0;
23     end else begin
24         shift_reg[0] <= x;
25         for (i = 1; i < 4; i = i + 1)
26             shift_reg[i] <= shift_reg[i-1];
27
28         y <= h0*shift_reg[0] +
29             h1*shift_reg[1] +
30             h2*shift_reg[2] +
31             h3*shift_reg[3];
32     end
33 end
34 endmodule
```

EPWave

9:54 AM 1/18/2026

## EPWave


From: 0ps To: 120,000ps

Get Signals

Radix ▾



100%



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.