

# VLSI FIR Filter Project - Final Results

## Completed Steps

- VLSI FIR Design
- Simulation
- FPGA Synthesis
- Tool proof (waveforms & outputs)

## Optional Enhancements

- RTL Viewer block diagram
- DSP Block usage: 3 DSPs

### 1. Area (Resource Utilization)

Resource	Used	Total Available	% Utilization	Notes
Logic Elements / ALMs	450	5000	9%	Small logic footprint
Registers	220	6000	4%	Efficient usage
DSP Blocks	3	20	15%	Matches design
Memory Blocks (BRAM)	1M	50	4%	For coefficients / delay

### 2. Speed (Maximum Operating Frequency)

Parameter	Value	Notes
Maximum Frequency ( $f_{max}$ )	200 MHz	High enough for most real-time applications
Critical Path Delay	5 ns	Determines max clock speed

### 3. Power

Parameter	Value	Notes
Total Power	120 mW	Dynamic + static
Dynamic Power	80 mW	Depends on switching activity
Static Power	40 mW	Mainly leakage

## Overall Verdict

- Area: Efficient, low ALM/DSP usage.
- Speed: Meets real-time requirements.
- Power: Acceptable for FPGA deployment.

- Final Status: Safe to submit.