
NEXYS A7
XILINX
DIGILENT
ANALOG DEVICES
ARTIX-7
100T
CSG324


NEXYS A7
XILINX
DIGILENT
ANALOG DEVICES
ARTIX-7
100T
CSG324


NEXYS A7
DIGILENT
XILINX
ANALOG DEVICES
ARTIX-7
100T
CSG324
ETHERNET
USB HOST
VGA
MONO AUDIO OUT
CPU RESET
PROG
TEMP SENSOR


NEXYS A7
DIGILENT
XILINX
ANALOG DEVICES
ARTIX-7
100T
CSG324
ETHERNET
USB HOST
VGA
MONO AUDIO OUT
CPU RESET
PROG
TEMP SENSOR


NEXYS A7
XILINX
DIGILENT
ARTIX-7
100T
CSG324
ANALOG DEVICES


NEXYS A7
XILINX
DIGILENT
ARTIX-7
100T
CSG324
ANALOG DEVICES


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
ANALOG DEVICES
DIGILENT
ETHERNET
USB HOST
VGA
MONO AUDIO OUT
PROG UART
SD MICRO
CPU RESET
PROG
TEMP SENSOR


NEXYS A7
ARTIX-7
100T
CSG324
XILINX
ANALOG DEVICES
DIGILENT
ETHERNET
USB HOST
VGA
MONO AUDIO OUT
PROG UART
SD MICRO
CPU RESET
PROG
TEMP SENSOR

Simulation:


260.000 ns
Name
Value
0.000 ns
50.000 ns
100.000 ns
150.000 ns
200.000 ns
clk
1
reset
0
player_move[1:0]
0
start
0
win_led
0
lose_led
1
draw_led
0
comp_rock_led
0
comp_paper_led
1
comp_scissors_led
0
0
1
2
0

Schematic:


14 Cells
11 I/O Ports
23 Nets
start
player_move[1:0]
reset
clk
lfsr_random
lfsr
random_out[1:0]
comp_move[1:0]
player_move[1:0]
rps_logic
logic
result[1:0]
RTL_EQ
win_led0_i
draw_led0_i
lose_led0_i
comp_scissors_led0_i
comp_paper_led0_i
comp_rock_led0_i
RTL_REG_ASYNC
win_led_reg
draw_led_reg
lose_led_reg
comp_scissors_led_reg
comp_paper_led_reg
comp_rock_led_reg
win_led
draw_led
lose_led
comp_scissors_led
comp_paper_led
comp_rock_led