

AP-485 APPLICATION NOTE

Intel® Processor Identification and the CPUID Instruction

March 2003

Order Number: 241618-023

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com/

Copyright © Intel Corporation 1993-2003.

Intel, Pentium, MMX, Intel Xeon, Pentium II Xeon, Pentium III Xeon, Intel NetBurst, and Celeron are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Other names and brands may be claimed as the property of others.



CONTENTS

		PAGE
1	INTRODUCTION	
2	DETECTING THE CPUID INSTRUCTION	
3	OUTPUT OF THE CPUID INSTRUCTION	
_	3.1 Vendor ID String	
;	3.2 Processor Signature	10
	3.3 Feature Flags	
	3.4 SYSENTER/SYSEXIT – SEP Features Bit	
	3.5 Cache Size, Format and TLB Information	
;	3.6 Pentium [®] 4 Processor, Model 0 Output Ex ample	22
4	PROCESSOR SERIAL NUMBER	22
	4.1 Presence of Processor Serial Number	22
	4.2 Forming the 96-bit Processor Serial Number	23
5	BRAND ID	24
6	BRAND STRING	24
7	USAGE GUIDELINES	25
8	PROPER IDENTIFICATION SEQUENCE	26
9	USAGE PROGRAM EXAMPLES	27
10	ALTERNATE METHOD OF DETECTING FEATURES	28
11	DENORMALS ARE ZERO	29
12	OPERATING FREQUENCY	29



REVISION HISTORY

Revision	Revision History				
-001	Original Issue.	05/93			
-002	Modified Table 2, Intel486™ and Pentium® Processor Signatures.	10/93			
-003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors and feature flag information updated.	09/94			
-004	Updated with Pentium Pro and OverDrive processors information. Modified Tables1, 3 and 5. Inserted Tables 6, 7 and 8. Inserted Sections 3.4. and 3.5.	12/95			
-005	Added Figures 1 and 3. Added Footnotes 1 and 2. Modified Figure 2. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX TM technology. Modified Figure 6.0.	11/96			
-006	Modified Table 3. Added reserved for future member of P6 family of processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage. Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata.	03/97			
- 007	Modified Table 2. Added Pentium II processor, model 5 entry. Modified existing Pentium II processor entry to read "Pentium II processor, model 3". Modified Table 5. Added additional feature bits, PAT and FXSR. Modified Table 7. Added entries 44h and 45h. Removed the note "Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present" in section 4.0. Modified cpuid3b.asm and cpuid3.c example code section to check for, and identify, the Pentium II processor, model 5. Modified existing Pentium II processor code to print Pentium II processor, model 3.	01/98			
- 008	Added note to identify Intel Celeron® processor, model 5 in section 3.2. Modified Table 2. Added Intel Celeron processor & Pentium® OverDrive® processor with MMX TM technology entry. Modified Table 5. Added additional feature bit, PSE-36. Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Intel Celeron processor.	04/98			
-009	Added note to identify Pentium II Xeon™ processor in section 3.2. Modified Table 2. Added Pentium II Xeon processor entry. Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Pentium II Xeon processor.	06/98			
-010	No Changes				
-011	Modified Table 2. Added Intel Celeron processor, model 6 entry. Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Intel Celeron processor, model 6.	12/98			



REVISION HISTORY

Revision	Revision History	Date
-012	Modified Figure 1 to add the reserved information for the Intel386 processors. Modified Figure 2. Added the Processor serial number information returned when the CPUID instruction is executed with EAX=3. Modified Table 1. Added the Processor serial number parameter. Modified Table 2. Added the Pentium III processor and Pentium III Xeon processor. Added Section 4 "Processor serial number". Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code	12/98
	to check for and identify the Pentium III processor and the Pentium III Xeon processor.	
-013	Modified Figure 2. Added the Brand ID information returned when the CPUID instruction is executed with EAX=1. Added section 5 "Brand ID". Added Table 10 that shows the defined Brand ID values.	10/99
	Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code to check for and identify the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8.	
-014	Modified Table 4. Added Intel Celeron processor, model 8	03/00
-015	Modified Table 4. Added Pentium III Xeon processor, model A. Modified Table 7, Added the 8-way set associative 1M, and 8-way set associative 2M cache descriptor entries.	05/00
-016	Revised Figure 2 to include the Extended Family and Extended Model when CPUID is executed with EAX=1. Added section 6 which describes the Brand String. Added section 10 Alternate Method of Detecting Features and sample code Example 4. Added the Pentium 4 processor signature to Table 4. Added new feature flags (SSE2, SS and TM) to Table 5. Added new cache descriptors to Table 7. Removed Pentium Pro cache descriptor example.	11/00
-017	Modified Figure 2 to include additional features reported by the Pentium 4 processors. Modified Table 7 to include additional Cache and TLB descriptors defined by the Intel® NetBurst™ microarchitecture. Added Section 11 and program Example 5 which describes how to detect if a processor supports the DAZ feature. Added Section 12 and program Example 6 which describes a method of calculating the actual operating frequency of the processor.	02/01
-018	Changed the second 66h cache descriptor in Table 7 to 68h. Added the 83h cache descriptor to Table 7. Added the Pentium III processor, model B, processor signature and the Intel Xeon processor, processor signature to Table 4. Modified Table 4 to include the extended family and extended model fields. Modified Table 1 to include the information returned by the extended CPUID functions.	06/01



REVISION HISTORY

Revision	Revision History	Date
-019	Changed to use registered trademark for Intel® Celeron® throughout entire document. Modified Table 10 to include new Brand ID values supported by the Intel® processors with Intel® NetBurst™ microarchitecture.	1/2
	Added Hyper-Threading Technology Flag to Table 5 and Logical Processor Count to Table 1.	
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 10.	
-020	Modified Table 8 to include new Cache Descriptor values supported by the Intel® processors with Intel® NetBurst™ microarchitecture. Modified Table 10 to include new Brand ID values supported by the Intel® processors with Intel® NetBurst™ microarchitecture.	03/02
	Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 10.	
-021	Modified Table 4 to include additional processors that return a processor signature with a value in the family code equal to 0Fh. Modified Table 8 to include new Cache Descriptor values supported by various Intel processors. Modified Table 10 to include new Brand ID values supported by the Intel® processors with Intel® NetBurst™ microarchitecture. Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 10.	05/02
-022	Modified Table 8 with correct Cache Descriptor descriptions. Modified Table 5 with new feature flags returned in EDX. Added Table 6 the feature flags returned in ECX. Modified Table 4, broke out the processors with family 'F' by model numbers.	11/02
-023	Modified Table 4, added the Intel® Pentium® M processor. Modified Table 5 with new feature flags returned in EDX. Modified Table 6 the feature flags returned in ECX. Modified Table 8 with correct Cache Descriptor descriptions.	03/03



1 INTRODUCTION

As the Intel® Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386TM, Intel486TM, Pentium® processors, Pentium® OverDrive® processors, Pentium® processors with MMXTM technology, Pentium® Pro processors, Pentium® II processors, Pentium® II XeonTM processors, Pentium® II Overdrive® processors, Intel® Celeron® processors, Mobile Intel® Celeron® processors, Pentium® III processors, Mobile Intel® Pentium® III Processor - M, Pentium® III XeonTM processors, Pentium® 4 processors, Mobile Intel® Pentium® 4 processor - M, Intel® Pentium® M Processor, Intel® XeonTM processors and Intel® XeonTM processor MP), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- Later, with the advent of the Intel386 processor, Intel implemented processor signature identification that provided the processor family, model, and stepping numbers to software, but only upon reset.
- As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

The evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models that have differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

1.1 Update Support

You can obtain new Intel processor signature and feature bits information from the developer's manual, programmer's reference manual or appropriate documentation for a processor. In addition, you can receive updated versions of the programming examples included in this application note; contact your Intel representative for more information, or visit Intel's website at http://developer.intel.com/.

2 DETECTING THE CPUID INSTRUCTION

The Intel486 family and subsequent Intel processors provide a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable ¹ (see Figure 1).




Figure 1. Flag Register Evolution

7

¹ Only in some Intel486TM and succeeding processors. Bit 21 in the Intel386TM processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.



The POPFD, PUSHF, and PUSHFD instructions are used to access the Flags in Eflags register. The program examples at the end of this application note show how you use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.

3 OUTPUT OF THE CPUID INSTRUCTION

The CPUID instruction supports two sets of functions. The first set returns basic processor information. The second set returns extended processor information. Figure 2 summarizes the basic processor information output by the CPUID instruction. The output from the CPUID instruction is fully dependent upon the contents of the EAX register. This means, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register (see Table 1). In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the basic processor information, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows

MOV EAX, 00H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value.

In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the extended processor information, the program should set the EAX register parameter value to "80000000h" and then execute the CPUID instruction as follows

MOV EAX, 80000000H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than 80000000h and less than or equal to this highest EAX "returned" value. On current and future IA-32 processors, bit 31 in the EAX register will be clear when CPUID is executed with an input parameter greater then highest value for either set of functions, and when the extended functions are not supported. All other bit values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.

3.1 Vendor ID String

In addition to returning the highest value in the EAX register, the Intel Vendor-ID string can be simultaneously verified as well. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 2). These registers contain the ASCII string:

GenuineIntel

While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. So, the presence of the "GenuineIntel" string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.






Figure 2. CPUID Instruction Outputs



Table 1. Information Returned by the CPUID Instruction

Initial EAX Value Basic CPUID Information OH EAX Maximum Input Value for Basic CPUID Information EBX "Genu" ECX "ntel" EDX "inel" 1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index — Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium IIII processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set; otherwise, the value in III processors when the PSN feature flag is set;
OH EAX Maximum Input Value for Basic CPUID Information EBX "Genu" ECX "ntel" EDX "inel" 1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index – Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
EBX "Genu" ECX "ntel" EDX "inel" 1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index – Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium Ill processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
ECX "ntel" EDX "inel" 1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index – Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
EDX "inel" 1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index — Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
1H EAX 32-bit Processor Signature (Extended Family, Extended Model, Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index – Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Type, Family, Model and Stepping ID also bits 95-64 of the 96-bit processor serial number when the PSN feature flag is set. EBX Bits 7-0: Brand Index – Not supported if the value = 00h. Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Bits 15-8: CLFLUSH line size. (Value returned * 8 = cache line size) Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Valid only if CLFSH feature flag is set. Bits 23-16: Count of logical processors. Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Valid only if Hyper-Threading Technology flag is set Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Bits 31-24: Processor local APIC physical ID Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
Valid for Pentium 4 and subsequent processors ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
ECX Feature Flags (see Table 6) EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
EDX Feature Flags (see Table 5) 2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
2H EAX, EBX, ECX, EDX Cache and TLB Descriptors 3H EAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
BAX Reserved EBX Reserved ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
ECX Bits 31-0 of 96-bit processor serial number. (Available only in Pentium III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
III processors when the PSN feature flag is set; otherwise, the value in this register is reserved.) EDX Bits 31-0 the 96-bit processor serial number. (Available only in Pentium
this register is reserved.)
Extended Function CPUID Information
8000000H EAX Maximum Input Value for Extended Function CPUID Information EBX, ECX, EDX Reserved
8000001H EAX Extended Processor Signature and Extended Feature Bits (Currently Reserved.) EBX, ECX, EDX Reserved
8000002H EAX Processor Brand String
EBX, ECX, EDX Processor Brand String Continued
8000003H EAX, EBX, ECX, EDX Processor Brand String Continued
8000004H EAX, EBX, ECX, EDX Processor Brand String Continued

3.2 Processor Signature

Beginning with the Intel486 processor family, the EDX register contains the processor identification signature after reset (see Figure 3). **The processor identification signature is a 32-bit value.** The processor signature is composed from 8 different bit fields. The fields in gray represent reserved bits, and should be masked out when utilizing the processor signature. The remaining 6 fields form the processor identification signature.






Figure 3. EDX Register after RESET

Processors that implement the CPUID instruction also return the 32-bit processor identification signature after reset; however, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3 shows the format of the 32-bit processor signature for the Intel486, and subsequent Intel processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 2. Table 4 shows the values returned in the EAX register currently defined for these processors.

The extended family, bit positions 20 through 27 are used in conjunction with the family code, specified in bit positions 8 through 11, to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro or Pentium 4 family of processors. P6 family processors include all processors based on the Pentium® Pro processor architecture and have an extended family equal to 00h and a family code equal to 6h. Pentium 4 family processors include all processors based on the Intel® NetBurstTM micro-architecture and have an extended family equal to 00h and a family code equal to 0Fh.

The extended model, bit positions 16 through 19 in conjunction with the model number, specified in bits 4 though 7, are used to identify the model of the processor within the processor's family. The stepping ID in bits 0 through 3 indicates the revision number of that model.

The processor type, specified in bit positions 12 and 13 of Table 2 indicates whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system). Table 2 shows the processor type values returned in bits 12 and 13 of the EAX register.

The Pentium II processor, model 5, the Pentium II Xeon processor, model 5, and the Intel Celeron processor, model 5 share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the

Table 2. Processor Type (Bit Positions 13 and 12)

(10)	(Dit i ositions is and iz)						
Value	Description						
00	Original OEM processor						
01	OverDrive® processor						
10	Dual processor						
11	Intel reserved (Do not use.)						

cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Intel Celeron processor, model 5. If 1M or 2M L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512K L2 cache.

The Pentium III processor, model 7, and the Pentium III Xeon processor, model 7, share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512K L2 cache.

The processor brand for the Pentium III processor, model 8, the Pentium III Xeon processor, model 8, and the Intel Celeron processor, model 8, can be determined by using the Brand ID values returned by the CPUID instruction when executed with EAX equal to 1. Table 9 shows the processor brands defined by the Brand ID.

Older versions of Intel486 SX, Intel486 DX and IntelDX2 processors do not support the CPUID instruction, so they can only return the processor signature at reset. Refer to Table 4 to determine which processors support the CPUID instruction.

² All Intel486 SL-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 4.



Figure 4 shows the format of the processor signature for Intel386 processors, which are different from other processors. Table 3 shows the values currently defined for these Intel386 processors.




Figure 4. Processor Signature Format on Intel386™ Processors

Table 3. Intel386™ Processor Signatures

Type	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	XXXX	Intel386™ DX processor
0010	0011	0000	XXXX	Intel386 SX processor
0010	0011	0000	XXXX	Intel386 CX processor
0010	0011	0000	XXXX	Intel386 EX processor
0100	0011	0000 and 0001	XXXX	Intel386 SL processor
0000	0011	0100	XXXX	RapidCAD® coprocessor



Table 4. Intel486™, and Subsequent Processor Signatures

Table 4. Ilitel400 ",			una oabs	equent i io	cessor signatures	
Extended Family	Extended Model	Туре	Family Code	Model Number	Stepping ID	Description
00000000	0000	00	0100	000x	XXXX (1)	Intel486™ DX processors
00000000	0000	00	0100	0010	XXXX (1)	Intel486 SX processors
00000000	0000	00	0100	0011	XXXX (1)	Intel487™ processors
00000000	0000	00	0100	0011	XXXX (1)	IntelDX2™ processors
00000000	0000	00	0100	0011	XXXX (1)	IntelDX2 OverDrive® processors
00000000	0000	00	0100	0100	XXXX (3)	Intel486 SL processor
00000000	0000	00	0100	0101	XXXX (1)	IntelSX2™ processors
00000000	0000	00	0100	0111	XXXX (3)	Write-Back Enhanced IntelDX2 processors
00000000	0000	00	0100	1000	XXXX (3)	IntelDX4 [™] processors
00000000	0000	0x	0100	1000	XXXX (3)	IntelDX4 OverDrive processors
00000000	0000	00	0101	0001	XXXX (2)	Pentium® processors (60, 66)
00000000	0000	00	0101	0010	XXXX (2)	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)
00000000	0000	01 (4)	0101	0001	XXXX (2)	Pentium OverDrive processor for Pentium processor (60, 66)
00000000	0000	01 (4)	0101	0010	XXXX (2)	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	01	0101	0011	XXXX (2)	Pentium OverDrive processors for Intel486 processor-based systems
00000000	0000	00	0101	0100	XXXX (2)	Pentium processor with MMX [™] technology (166, 200)
00000000	0000	01	0101	0100	XXXX (2)	Pentium OverDrive processor with MMX [™] technology for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	00	0110	0001	XXXX (2)	Pentium Pro processor
00000000	0000	00	0110	0011	XXXX (2)	Pentium II processor, model 3
00000000	0000	00	0110	0101(5)	XXXX (2)	Pentium II processor, model 5, Pentium II Xeon processor, model 5, and Intel Celeron processor, model 5
00000000	0000	00	0110	0110	XXXX (2)	Intel Celeron processor, model 6
00000000	0000	00	0110	0111(6)	XXXX (2)	Pentium III processor, model 7, and Pentium III Xeon processor, model 7
00000000	0000	00	0110	1000(7)	XXXX (2)	Pentium III processor, model 8, Pentium III Xeon processor, model 8, and Intel Celeron processor, model 8
00000000	0000	00	0110	1001	XXXX (2)	Intel Pentium M processor
00000000	0000	00	0110	1010	XXXX (2)	Pentium III Xeon processor, model A
00000000	0000	00	0110	1011	XXXX (2)	Pentium III processor, model B
00000000	0000	01	0110	0011	XXXX (2)	Intel Pentium II OverDrive processor
00000000	0000	00	1111	0000	XXXX (2)	Pentium 4 processor, Intel Xeon processor. All processors are manufactured using the 0.18 micron process.



Table 4. Intel486™, and Subsequent Processor Signatures

Extended Family	Extended Model	Туре	Family Code	Model Number	Stepping ID	Description
00000000	0000	00	1111	0001	XXXX (2)	Pentium 4 processor, Intel Xeon processor, Intel Xeon processor MP, and Intel Celeron processor. All processors are manufactured using the 0.18 micron process.
00000000	0000	00	1111	0010	XXXX (2)	Pentium 4 processor, Mobile Intel Pentium 4 processor – M, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron processor, and Mobile Intel Celeron processor. All processors are manufactured using the 0.13 micron process.



NOTES:

- 1. This processor does not implement the CPUID instruction.
- 2. Refer to the Intel486™ documentation, the Pentium® Processor Specification Update (Order Number 242480), the Pentium® Pro Processor Specification Update (Order Number 242689), the Pentium® II Processor Specification Update (Order Number 243337), the Pentium® II Xeon Processor Specification Update (Order Number 243776), the Intel Celeron Processor Specification Update (Order Number 243748), the Pentium® III Xeon™ Processor Specification Update (Order Number 244453), the Pentium® III Xeon™ Processor Specification Update (Order Number 249199), the Intel® Xeon™ Processor Specification Update (Order Number 249678) or the Intel® Xeon™ Processor MP Specification Update (Order Number 290741) for the latest list of stepping numbers.
- 3. Stepping 3 implements the CPUID instruction.
- 4. The definition of the type field for the OverDrive® processor is 01h. An erratum on the Pentium OverDrive processor will always return 00h as the type.
- 5. To differentiate between the Pentium II processor, model 5, Pentium II Xeon processor and the Intel Celeron processor, model 5, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Intel Celeron processor, model 5. If 1M or 2M L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512K L2 cache size.
- 6. To differentiate between the Pentium III processor, model 7 and the Pentium III Xeon processor, model 7, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512K L2 cache size.
- 7. To differentiate between the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8, software should check the Brand ID values through executing CPUID instruction with EAX = 1.



3.3 Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor signature in the EAX register) loads the EDX and ECX register with the feature flags. The feature flags (when a Flag = 1) indicate what features the processor supports. Table 5 lists the currently defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in your applications to determine which processor features are supported. By using the CPUID feature flags to determine processor features, your software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

Table 5. Feature Flag Values Reported in the EDX Register

Bit	Name	Description when Flag = 1	Comments
0	FPU	Floating-point unit on- Chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.
3	PSE	Page Size Extension	The processor supports 4-Mbyte pages.
4	TSC	Time Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.
7	MCE	Machine Check Exception	Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported
8	CX8	CMPXCHG8 Instruction Supported	The compare and exchange 8 bytes instruction is supported.
9	APIC	On-chip APIC Hardware Supported	The processor contains a software-accessible Local APIC.
10		Reserved	Do not count on their value.
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 3.4 for further information regarding SYSENTER/ SYSEXIT feature and SEP feature bit.
12	MTRR	Memory Type Range Registers	The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register.
13	PGE	Page Global Enable	The global bit in the page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.
14	MCA	Machine Check Architecture	The Machine Check Architecture is supported, specifically the MCG_CAP register.
15	CMOV	Conditional Move Instruction Supported	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOM instructions.



Table 5. Feature Flag Values Reported in the EDX Register

		Description when	ues Reported in the EDX Register
Bit	Name	Flag = 1	Comments
16	PAT	Page Attribute Table	Indicates whether the processor supports the Page Attribute Table. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on 4K granularity through a linear address.
17	PSE-36	36-bit Page Size Extension	Indicates whether the processor supports 4-Mbyte pages that are capable of addressing physical memory beyond 4GB. This feature indicates that the upper four bits of the physical address of the 4-Mbyte page is encoded by bits 13-16 of the page directory entry.
18	PSN	Processor serial number is present and enabled	The processor supports the 96-bit processor serial number feature, and the feature is enabled.
19	CLFSH	CLFLUSH Instruction supported	Indicates that the processor supports the CLFLUSH instruction.
20		Reserved	Do not count on their value.
21	DS	Debug Store	Indicates that the processor has the ability to write a history of the branch to and from addresses into a memory buffer.
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities supported	The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.
23	MMX	Intel Architecture MMX technology supported	The processor supports the MMX technology instruction set extensions to Intel Architecture.
24	FXSR	Fast floating point save and restore	Indicates whether the processor supports the FXSAVE and FXRSTOR instructions for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it uses the fast save/restore instructions.
25	SSE	Streaming SIMD Extensions supported	The processor supports the Streaming SIMD Extensions to the Intel Architecture.
26	SSE2	Streaming SIMD Extensions 2	Indicates the processor supports the Streaming SIMD Extensions - 2 Instructions.
27	SS	Self-Snoop	The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.
28	НТТ	Hyper-Threading Technology	This processor's microarchitecture has the capability to operate as multiple logical processors within the same physical package. This field does not indicate that Hyper-Threading Technology has been enabled for this specific processor. To determine if Hyper-Threading Technology is supported, check the value returned in EBX[23:16] after executing CPUID with EAX=1. If EBX[23:16] contains a value >1, then the processor supports Hyper-Threading Technology.
29	ТМ	Thermal Monitor supported	The processor implements the Thermal Monitor automatic thermal control circuit (TCC).
30		Reserved	Do not count on their value.
31	SBF	Signal Break on FERR	The processor supports the Signal Break on FERR feature. The FERR signal is asserted if an interrupt is pending and STPCLK is asserted.



Table 6. Feature Flag Values Reported in the ECX Register

Bit	Name	Description when Flag = 1	Comments
6:0		Reserved	Do not count on their value.
7	TM2	Thermal Monitor 2	The processor implements the Thermal Monitor 2 thermal control circuit (TCC).
8	EST	Enhanced SpeedStep Technology	The processor implements the second generation SpeedStep Technology feature.
9		Reserved	Do not count on their value.
10	CID	Context ID	The L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS.
31:11		Reserved	Do not count on their value.



3.4 SYSENTER/SYSEXIT – SEP Features Bit

The SYSENTER Present (SEP) bit 11 of CPUID indicates the presence of this facility. An operating system that detects the presence of the SEP bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:

```
IF (CPUID SEP bit is set)
{
     IF ((Processor Signature & 0x0FFF3FFF) < 0x00000633)
          Fast System Call is NOT supported
     ELSE
          Fast System Call is supported
}</pre>
```

The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

3.5 Cache Size, Format and TLB Information

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processors cache and TLB characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID has to be executed to obtain a complete image of the processor's caching systems. For example, the Pentium 4 processor returns a value of 1 in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

The remainder of the EAX register, the EBX, ECX and EDX registers contain the cache and TLB descriptors. Table 6 shows that when bit 31 in a given register is zero, that register contains valid 8-bit descriptors. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Assuming bit 31 is 0, then that register contains valid cache or TLB descriptors in bits 24 through 31, bits 16 through 23, bits 8 through 15 and bits 0 through 7. Software must compare the value contained in each of the descriptor bit fields with the values found in Table 7 to determine the cache and TLB features of a processor.

Table 7. Descriptor Formats

Register bit 31	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8 bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

Table 7 lists the current cache and TLB descriptor values and their respective characteristics. This list will be extended in the future as necessary. Between models and steppings of processors the cache and TLB information may change bit field locations, therefore it is important that software not assume fixed locations when parsing the cache and TLB descriptors.



Table 8. Descriptor Decode Values

Value	Cache or TLB Description		
00h	Null		
01h	Instruction TLB: 4K-byte Pages, 4-way set associative, 32 entries		
02h	Instruction TLB: 4M-byte Pages, fully associative, 2 entries		
03h	Data TLB: 4K-byte Pages, 4-way set associative, 64 entries		
04h	Data TLB: 4M-byte Pages, 4-way set associative, 8 entries		
06h	1st-level instruction cache: 8K-bytes, 4-way set associative, 32 byte line size		
08h	1st-level instruction cache: 16K-bytes, 4-way set associative, 32 byte line size		
0Ah	1st-level data cache: 8K-bytes, 2-way set associative, 32 byte line size		
0Ch	1st-level data cache: 16K-bytes, 4-way set associative, 32 byte line size		
22h	3rd-level cache: 512K-bytes, 4-way set associative, sectored cache, 64-byte line size		
23h	3rd-level cache: 1M-bytes, 8-way set associative, sectored cache, 64-byte line size		
25h	3rd-level cache: 2MB, 8-way set associative, sectored cache, 64-byte line size		
29h	3rd-level cache: 4MB, 8-way set associative, sectored cache, 64-byte line size		
2Ch	1st-level data cache: 32K-bytes, 8-way set associative, 64-byte line size		
30h	1st-level instruction cache: 32K-bytes, 8-way set associative, 64-byte line size		
39h	2nd-level cache: 128K-bytes, 4-way set associative, sectored cache, 64-byte line size		
3Bh	2nd-level cache: 128KB, 2-way set associative, sectored cache, 64-byte line size		
3Ch	2nd-level cache: 256K-bytes, 4-way set associative, sectored cache, 64-byte line size		
40h	No 2nd-level cache or, if processor contains a valid 2nd-level cache, no3rd-level cache		
41h	2nd-level cache: 128K-bytes, 4-way set associative, 32 byte line size		
42h	2nd-level cache: 256K-bytes, 4-way set associative, 32 byte line size		
43h	2nd-level cache: 512K-bytes, 4-way set associative, 32 byte line size		
44h	2nd-level cache: 1M-bytes, 4-way set associative, 32 byte line size		
45h	2nd-level cache: 2M-bytes, 4-way set associative, 32 byte line size		
50h	Instruction TLB: 4K, 2M or 4M pages, fully associative, 64 entries		
51h	Instruction TLB: 4K, 2M or 4M pages, fully associative, 128 entries		
52h	Instruction TLB: 4K, 2M or 4M pages, fully associative, 256 entries		
5Bh	Data TLB: 4K or 4M pages, fully associative, 64 entries		
5Ch	Data TLB: 4K or 4M pages, fully associative, 128 entries		
5Dh	Data TLB: 4K or 4M pages, fully associative, 256 entries		
66h	1st-level data cache: 8K-bytes, 4-way set associative, sectored cache, 64-byte line size		
67h	1st-level data cache: 16K-bytes, 4-way set associative, sectored cache, 64-byte line size		
68h	1st-level data cache: 32K-bytes, 4 way set associative, sectored cache, 64-byte line size		
70h	Trace cache: 12K-uops, 8-way set associative		
71h	Trace cache: 16K-uops, 8-way set associative		
72h	Trace cache: 32K-uops, 8-way set associative		
79h	2nd-level cache: 128K-bytes, 8-way set associative, sectored cache, 64-byte line size		



Table 8. Descriptor Decode Values

Value	Cache or TLB Description	
7Ah	2nd-level cache: 256K-bytes, 8-way set associative, sectored cache, 64-byte line size	
7Bh	2nd-level cache: 512K-bytes, 8-way set associative, sectored cache, 64-byte line size	
7Ch	2nd-level cache: 1M-bytes, 8-way set associative, sectored cache, 64-byte line size	
82h	2nd-level cache: 256K-bytes, 8-way set associative, 32 byte line size	
83h	2nd-level cache: 512K-bytes, 8-way set associative, 32 byte line size	
84h	2nd-level cache: 1M-bytes, 8-way set associative, 32 byte line size	
85h	2nd-level cache: 2M-bytes, 8-way set associative, 32 byte line size	
B0h	Instruction TLB: 4K-byte Pages, 4-way set associative, 128 entries	
B3h	Data TLB: 4K-byte Pages, 4-way set associative, 128 entries	
86h	2nd-level cache: 512K-bytes, 4-way set associative, 64 byte line size	
87h	2nd-level cache: 1M-bytes, 8-way set associative, 64 byte line size	



3.6 Pentium® 4 Processor, Model 0 Output Example

The Pentium 4 processor, model 0 returns the values shown in Table 8. Since the value of AL=1, it is valid to interpret the remainder of the registers. Table 8 also shows the MSB (bit 31) of all the registers are 0 which indicates that each register contains valid 8-bit descriptor. The register values in Table 8 show that this Pentium 4 processor has the following cache and TLB characteristics:

- (66h) A 1st-level data cache that is 8K-bytes, 4-way set associative, dual-sectored line, with 64-byte sector size.
- (5Bh) A data TLB that maps 4K or 4M pages, is fully associative, and has 64 entries.
- (50h) An instruction TLB that maps 4K, 2M or 4M pages, is fully associative, and has 64 entries.
- (7Ah) A 2nd-level cache that is 256K-bytes, 8-way set associative, dual-sectored line, with 64-byte sector size.
- (70h) A trace cache that can store up to 12K-uops, and is 8-way set associative.
- (40h) No 3rd-level cache.

EAX EBX ECX EDX

Table 9. Pentium® 4 Processor, model 0 with 256K L2 Cache, CPUID (EAX=2) Example Return Values

31	23	15	7 0
66h	5Bh	50h	01h
00h	00h	00h	00h
00h	00h	00h	00h
00h	7Ah	70h	40h

4 PROCESSOR SERIAL NUMBER

The processor serial number extends the concept of processor identification. Processor serial number is a 96-bit number accessible through the CPUID instruction. Processor serial number can be used by applications to identify a processor, and by extension, its system.

The processor serial number creates a software accessible identity for an individual processor. The processor serial number, combined with other qualifiers, could be applied to user identification. Applications include membership authentication, data backup/restore protection, removable storage data protection, managed access to files, or to confirm document exchange between appropriate users.

Processor serial number is another tool for use in asset management, product tracking, remote systems load and configuration, or to aid in boot-up configuration. In the case of system service, processor serial number could be used to differentiate users during help desk access, or track error reporting. Processor serial number provides an identifier for the processor, but should not be assumed to be unique in itself. There are potential modes in which erroneous processor serial numbers may be reported. For example, in the event a processor is operated outside its recommended operating specifications, (e.g. voltage, frequency, etc.) the processor serial number may not be correctly read from the processor. Improper BIOS or software operations could yield an inaccurate processor serial number. These events could lead to possible erroneous or duplicate processor serial numbers being reported. System manufacturers can strengthen the robustness of the feature by including redundancy features, or other fault tolerant methods.

Processor serial number used as a qualifier for another independent number could be used to create an electrically accessible number that is likely to be distinct. Processor serial number is one building block useful for the purpose of enabling the trusted, connected PC.

4.1 Presence of Processor Serial Number

To determine if the processor serial number feature is supported, the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:



MOV EAX, 01H

After execution of the CPUID instruction, the ECX and EDX register contains the Feature Flags. If the PSN Feature Flags, (EDX register, bit 18) equals "1", the processor serial number feature is supported, and enabled. If the PSN Feature Flags equals "0", the processor serial number feature is either not supported, or disabled.

4.2 Forming the 96-bit Processor Serial Number

The 96-bit processor serial number is the concatenation of three 32-bit entities.

To access the most significant 32-bits of the processor serial number the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

MOV EAX, 01H CPUID

After execution of the CPUID instruction, the EAX register contains the Processor Signature. The Processor Signature comprises the most significant 32-bits of the processor serial number. The value in EAX should be saved prior to gathering the remaining 64-bits of the processor serial number.

To access the remaining 64-bits of the processor serial number the program should set the EAX register parameter value to "3" and then execute the CPUID instruction as follows:

MOV EAX, 03H CPUID

After execution of the CPUID instruction, the EDX register contains the middle 32-bits, and the ECX register contains the least significant 32-bits of the processor serial number. Software may then concatenate the saved Processor Signature, EDX, and ECX before returning the complete 96-bit processor serial number.



5 BRANDID

Beginning with the Pentium III processors, model 8, the Pentium III Xeon processors, model 8, and Intel Celeron processor, model 8, the concept of processor identification is further extended with the addition of Brand ID. Brand ID is an 8-bit number accessible through the CPUID instruction. Brand ID may be used by applications to assist in identifying the processor.

Processors that implement the Brand ID feature return the Brand ID in bits 7 through 0 of the EBX register when the CPUID instruction is executed with EAX=1 (see Table 9). Processors that do not support the feature return a value of 0 in EBX bits 7 through 0.

To differentiate previous models of the Pentium II processor, Pentium II Xeon processor, Intel Celeron processor, Pentium III processor and Pentium III Xeon processor, application software relied on the L2 cache descriptors. In a few cases, the results were ambiguous; for example, software could not accurately differentiate a Pentium II processor from a Pentium II Xeon processor with a 512K L2 cache. Brand ID eliminates this ambiguity by providing a software accessible value unique to each processor brand. Table 9 shows the values defined for each processor.

6 BRAND STRING

The Brand string is a new extension to the CPUID instruction implemented in some Intel IA-32 processors, including the Pentium 4 processor. Using the brand string feature, future IA-32 architecture based processors will return their ASCII brand identification string and maximum operating frequency via an extended CPUID instruction. Note that the frequency returned is the maximum operating frequency that the processor has been

qualified for and not the current operating frequency of the processor.

Table 10. Brand ID, CPUID (EAX=1) Return Values in EBX (bits 7 through 0)

Value	Description
00h	Unsupported
01h	Intel® Celeron® processor
02h	Intel® Pentium® III processor
03h	Intel® Pentium® III Xeon™ processor If processor signature = 000006B1h, then "Intel® Celeron® processor"
04h	Intel® Pentium® III processor
06h	Mobile Intel® Pentium® III Processor-M
07h	Mobile Intel® Celeron® processor
08h	Intel® Pentium® 4 processor If processor signature is >=00000F13h, then "Intel® Genuine processor"
09h	Intel® Pentium® 4 processor
0Ah	Intel® Celeron® Processor
0Bh	Intel® Xeon™ processor If processor signature is <00000F13h, then "Intel® Xeon™ processor MP"
0Ch	Intel® Xeon™ processor MP
0Eh	Mobile Intel® Pentium® 4 processor–M If processor signature is <00000F13h, then "Intel® Xeon™ processor"
0Fh	Mobile Intel® Celeron® Processor
All other values	Reserved

When CPUID is executed with EAX set to the values listed in Table 10, the processor will return an ASCII brand string in the general-purpose registers as detailed in Table 10.

The brand/frequency string is defined to be 48 characters long, 47 bytes will contain characters and the 48th byte is defined to be NULL (0). A processor may return less than the 47 ASCII characters as long as the string is null terminated and the processor returns valid data when CPUID is executed with EAX = 80000002h, 80000003h and 80000004h.

The cpuid3a.asm program shows how software forms the brand string (see Example 1). To determine if the brand string is supported on a processor, software must follow the step below:

- 1. Execute the CPUID instruction with EAX=80000000h
- 2. If ((returned value in EAX) > 80000000h) then the processor supports the extended CPUID functions and EAX contains the largest extended function supported.
- 3. The processor brand string feature is supported if EAX > 80000000h



rable 11. 1100c3301 Braing Feature						
EAX input value	Function	Return value				
80000000h	Largest Extended Function Supported	EAX=80000004, EBX = ECX = EDX = Reserved				
80000001h	Extended Processor Signature and Extended Feature Bits	EAX = EBX = ECX = EDX = Reserved				
80000002h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string				
80000003h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string				
80000004h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string				

Table 11. Processor Brand String Feature

7 USAGE GUIDELINES

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2.0. and shown in Section 8.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (P6 family processor) may not necessarily have all the features of a processor with a family value of 5.
- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with the B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and do not write processor speed-dependent code, such as timing loops. For instance, an OverDrive Processor could operate at a higher internal frequency and still report the same family and/or model. Instead, use a combination of the system's timers to measure elapsed time and the TSC (Time Stamp Counter) to measure processor core clocks to allow direct calibration of the processor core. See Section 12 and Example 6 for details.
- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do
 not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable
 with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that
 processor.
- Do not rely on the result of the CPUID algorithm when executed in virtual 8086 mode.
- Do not assume any ordering of model and/or stepping numbers. They are assigned arbitrarily.



- Do not assume p rocessor serial number is a unique number without further qualifiers.
- Display processor serial number as 6 groups of 4 hex nibbles (Ex. XXXX-XXXX-XXXX-XXXX-XXXX where X represents a hex digit).
- Display alpha hex characters as capital letters.
- A zero in the lower 64 bits of the processor serial number indicate the processor serial number is invalid, not supported, or disabled on this processor.

8 PROPER IDENTIFICATION SEQUENCE

To identify the processor using the CPUID instructions, software should follow the following steps.

- 1. Determine if the CPUID instruction is supported by modifying the ID flag in the EFLAGS register. If the ID flag cannot be modified, the processor cannot be identified using the CPUID instruction.
- 2. Execute the CPUID instruction with EAX equal to 80000000h. CPUID function 80000000h is used to determine if Brand String is supported. If the CPUID function 80000000h returns a value in EAX greater than 80000000h the Brand String feature is supported and software should use CPUID functions 80000002h through 80000004h to identify the processor.
- 3. If the Brand String feature is not supported, execute CPUID with EAX equal to 1. CPUID function 1 returns the processor signature in the EAX register, and the Brand ID in the EBX register bits 0 through 7. If the EBX register bits 0 through 7 contain a non-zero value, the Brand ID is supported. Software should scan the list of Brand Ids (see Table 9) to identify the processor.
- 4. If the Brand ID feature is not supported, software should use the processor signature (see Figure 2) in conjunction with the cache descriptors (see Table 7) to identify the processor.

The cpuid3a.asm program example demonstrates the correct use of the CPUID instruction (see Example 1). It also shows how to identify earlier processor generations that do not implement the Brand String, Brand ID, processor signature or CPUID instruction (see Figure 5). This program example contains the following two procedures:

- get_cpu_type identifies the processor type. Figure 5 illustrates the flow of this procedure.
- get_fpu_type determines the type of floating-point unit (FPU) or math coprocessor (MCP).

This procedure has been tested with 8086, 80286, Intel386, Intel486, Pentium processor, Pentium processor with MMX technology, OverDrive processor with MMX technology, Pentium Pro processors, Pentium II processors, Pentium II Overdrive processors, Intel Celeron processors, Pentium III processors, Pentium III Xeon processors and Pentium 4 processors. This program example is written in assembly language and is suitable for inclusion in a run-time library, or as system calls in operating systems.






Figure 5. Flow of Processor get_cpu_type Procedure

9 USAGE PROGRAM EXAMPLES

The cpuid3b.asm or cpuid3.c program examples demonstrate applications that call get_cpu_type and get_fpu_type procedures and interpret the returned information. This code is shown in Example 2 and Example 3. The results, which are displayed on the monitor, identify the installed processor and features. The cpuid3b.asm example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The cpuid3.c example is written in the C language (see Example 2 and Example 3). Figure 6 presents an overview of the relationship between the three program examples.






Figure 6. Flow of Processor Identification Extraction Procedure

10 ALTERNATE METHOD OF DETECTING FEATURES

Some feature flags indicate support of instruction set extensions (i.e. MMX, SSE and SSE2). The preferred mechanism for determining support of instruction extensions is through the use of the CPUID instruction, and testing the feature flags. However, an alternate method for determining processor support of instruction extensions is to install an exception handler and execute one of the instructions. If the instruction executes without generating an exception, then the processor supports that set of instruction extensions. If an exception is raised, and the exception handler is executed, then those instruction extensions are not supported by the processor. Before installing the exception handler, the software should execute the CPUID instruction with EAX = 0. If the CPUID instruction returns the Intel vendor-ID string "GenuineIntel", then software knows that it can test for the Intel instruction extensions. As long as the CPUID instruction returns the Intel vendor-ID, this method can be used to support future Intel processors. This method does not require software to check the family and model.

The features.cpp program is written using the C++ language (see Example 4) and demonstrates the use of exceptions to determine support of SSE2, SSE, and MMX instruction extensions. Features.cpp performs the following steps:

- 1. Check that the vendor-ID == "GenuineIntel"
- 2. Install exception handler for SSE2 test
- 3. Attempt to execute a SSE2 instruction (paddq xmm1, xmm2)
- 4. Install exception handler for SSE test
- 5. Attempt to execute a SSE instruction (orps xmm1, xmm2)
- 6. Install exception handler for MMX test
- 7. Attempt to execute a MMX instruction (emms)
- 8. Print supported instruction set extensions.



11 DENORMALS ARE ZERO

With the introduction of the SSE2 extensions, some Intel Architecture processors have the ability to convert SSE and SSE2 source operand denormal numbers to zero. This feature is referred to as Denormals-Are-Zero (DAZ). The DAZ mode is not compatible with IEEE Standard 754. The DAZ mode is provided to improve processor performance for applications such as streaming media processing, where rounding a denormal operand to zero does not appreciably affect the quality of the processed data.

Some processor steppings support SSE2 but do not support the DAZ mode. To determine if a processor supports the DAZ mode, software must perform the following steps.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- 3. Ensure that the FXSR feature flag (EDX bit 24) is set. This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- 4. Ensure that the XMM feature flag (EDX bit 25) or the EMM feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- 5. Zero a 16-byte aligned, 512-byte area of memory. This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- 6. Execute an FXSAVE into the cleared area.
- 7. Bytes 28-31 of the FXSAVE image are defined to contain the MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK is 0xFFBF, otherwise MXCSR_MASK is the value of this dword.
- 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.

After completing this algorithm, if DAZ is supported, software can enable DAZ mode by setting bit 6 in the MXCSR register save area and executing the FXRSTOR instruction. Alternately software can enable DAZ mode by setting bit 6 in the MXCSR by executing the LDMXCSR instruction. Refer to the chapter titled "Programming with the Streaming SIMD Extensions (SSE)" in the Intel Architecture Software Developer's Manual volume 1: Basic Architecture.

The assembly language program dazdtect.asm (see Example 5) demonstrates this DAZ detection algorithm.

12 OPERATING FREQUENCY

With the introduction of the Time Stamp Counter, it is possible for software operating in real mode or protected mode with ring 0 privilege to calculate the actual operating frequency of the processor. To calculate the operating frequency, the software needs a reference period. The reference period can be a periodic interrupt, or another timer that is based on time, and not based on a system clock. Software needs to read the Time Stamp Counter (TSC) at the beginning and ending of the reference period. Software can read the TSC by executing the RDTSC instruction, or by setting the ECX register to 10h and executing the RDMSR instruction. Both instructions copy the current 64-bit TSC into the EDX:EAX register pair.

To determine the operating frequency of the processor, software performs the following steps. The assembly language program frequenc.asm (see Example 6) demonstrates the frequency detection algorithm.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.
- 3. Ensure that the TSC feature flag (EDX bit 4) is set. This indicates the processor supports the Time Stamp Counter and RDTSC instruction.
- 4. Read the TSC at the beginning of the reference period
- 5. Read the TSC at the end of the reference period.
- 6. Compute the TSC delta from the beginning and ending of the reference period.

AP-485



7. Compute the actual frequency by dividing the TSC delta by the reference period.

Actual frequency = (Ending TSC value – Beginning TSC value) / reference period

Note: The measured accuracy is dependent on the accuracy of the reference period. A longer reference period produces a more accurate result. In addition, repeating the calculation multiple times may also improve accuracy.



Example 1. Processor Identification Extraction Procedure

Filename: cpuid3a.asm Copyright (c) Intel Corporation 1993-2003 This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed. Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it. This code contains two procedures: _get_cpu_type: Identifies processor type in _cpu_type: 0=8086/8088 processor 2=Intel 286 processor 3=Intel386(TM) family processor 4=Intel486(TM) family processor 5=Pentium(R) family processor 6=P6 family of processors F=Pentium 4 family of processors _get_fpu_type: Identifies FPU type in _fpu_type: 0=FPU not present 1=FPU present 2=287 present (only if _cpu_type=3) 3=387 present (only if _cpu_type=3) This program has been tested with the Microsoft Developer Studio. This code correctly detects the current Intel 8086/8088, 80286, 80386, 80486, Pentium(R) processor, Pentium(R) Pro processor, Pentium(R) II processor, Pentium II Xeon(TM) processor, Pentium II Overdrive(R), Intel Celeron processor, Pentium III processor, Pentium III Xeon processor, Pentium 4 processors and Intel(R) Xeon(TM) processors. When using this code with C program cpuid3.c, 32-bit segments are recommended. To assemble this code with TASM, add the JUMPS directive. jumps ; Uncomment this line for TASM TITLE cpuid3a comment this line for 32-bit segments **DOSSEG** uncomment the following 2 lines for 32-bit segments .386

AP-485



```
.model
                flat
        comment this line for 32-bit segments
        .model
                small
CPU_ID MACRO
                                          ; Hardcoded CPUID instruction
        db
                0fh
        db
                0a2h
ENDM
.data
        public
                _cpu_type
                _fpu_type
        public
                _v86_flag
        public
        public
                _cpuid_flag
        public
                 _intel_CPU
                _vendor_id
        public
        public
                _cpu_signature
        public
                 _features_ecx
        public
                 _features_edx
        public
                 _features_ebx
        public
                 _cache_eax
        public
                _cache_ebx
        public
                _cache_ecx
        public
                _cache_edx
        public
                 _sep_flag
        public
                _brand_string
                                 0
        _cpu_type
                         db
        _fpu_type
                                  0
                         db
                                  0
        _v86_flag
                         db
        _cpuid_flag
                                  0
                         db
        _intel_CPU
                                  0
                         db
        _{sep\_flagdb}
                         0
        _vendor_id
                         db
        intel_id
                         db
                                  "GenuineIntel"
        _cpu_signature
                         dd
                                  0
        _features_ecx
                         dd
                                  0
        _features_edx
                         dd
                                  0
        _features_ebx
                         dd
                                  0
        _cache_eax
                                  0
                         dd
        _cache_ebx
                                  0
                         dd
        _cache_ecx
                                  0
                         dd
        _cache_edx
                         dd
                                  0
        fp_status
                                  0
                         dw
        _brand_string
                         db
                                  48 dup (0)
.code
        comment this line for 32-bit segments
.8086
        uncomment this line for 32-bit segments
        .386
_get_cpu_type
        public
        _get_cpu_type
                         proc
```

32



```
This procedure determines the type of processor in a system
         and sets the _cpu_type variable with the appropriate
         value. If the CPUID instruction is available, it is used
         to determine more specific details about the processor.
         All registers are used by this procedure, none are preserved.
         To avoid AC faults, the AM bit in CR0 must not be set.
         Intel 8086 processor check
         Bits 12-15 of the FLAGS register are always set on the
         8086 processor.
         For 32-bit segments comment the following lines down to the next
         comment line that says "STOP"
check_8086:
         pushf
                                                ; push original FLAGS
                                                ; get original FLAGS
         pop
                   ax
                                                ; save original FLAGS
         mov
                   cx. ax
         and
                   ax, 0fffh
                                                ; clear bits 12-15 in FLAGS
                                                ; save new FLAGS value on stack
         push
                   ax
                                                ; replace current FLAGS value
         popf
         pushf
                                                ; get new FLAGS
         pop
                   ax
                                                ; store new FLAGS in AX
                   ax, 0f000h
         and
                                                ; if bits 12-15 are set, then
                   ax, 0f000h
                                                ; processor is an 8086/8088
         cmp
                                                ; turn on 8086/8088 flag
         mov
                   _cpu_type, 0
         ine
                   check_80286
                                                ; go check for 80286
         push
                   sp
                                                ; double check with push sp
                                                ; if value pushed was different
                   dx
         pop
                                                ; means it's really an 8086
         cmp
                   dx, sp
                                                ; jump if processor is 8086/8088
         jne
                   end_cpu_type
                                                ; indicate unknown processor
         mov
                   _cpu_type, 10h
                   end_cpu_type
         jmp
         Intel 286 processor check
         Bits 12-15 of the FLAGS register are always clear on the
         Intel 286 processor in real-address mode.
.286
check_80286:
         smsw
                                                ; save machine status word
                   ax. 1
                                                ; isolate PE bit of MSW
         and
                   _v86_flag, al
                                                ; save PE bit to indicate V86
         mov
                   cx, 0f000h
                                                ; try to set bits 12-15
         or
                                                ; save new FLAGS value on stack
         push
                   CX
                                                ; replace current FLAGS value
         popf
         pushf
                                                ; get new FLAGS
         pop
                                                ; store new FLAGS in AX
                   ax
                   ax, 0f000h
                                                ; if bits 12-15 are clear
         and
                                                ; processor=80286, turn on 80286 flag
         mov
                   _cpu_type, 2
         jΖ
                   end_cpu_type
                                                ; jump if processor is 80286
         Intel386 processor check
         The AC bit, bit #18, is a new bit introduced in the EFLAGS
         register on the Intel486 processor to generate alignment
         faults.
         This bit cannot be set on the Intel386 processor.
```



```
.386
         "STOP"
                                                ; it is safe to use 386 instructions
check_80386:
                                                ; push original EFLAGS
         pushfd
                                                ; get original EFLAGS
         pop
                   eax
                                                ; save original EFLAGS
                   ecx, eax
         mov
                   eax, 40000h
                                                ; flip AC bit in EFLAGS
         xor
         push
                                                ; save new EFLAGS value on stack
                   eax
         pop fd
                                                ; replace current EFLAGS value
                                                ; get new EFLAGS
         pushfd
                                                ; store new EFLAGS in EAX
         pop
                   eax
         xor
                                                ; can't toggle AC bit, processor=80386
                   eax, ecx
         mov
                   _cpu_type, 3
                                                ; turn on 80386 processor flag
         jΖ
                   end_cpu_type
                                                ; jump if 80386 processor
         push
                                                ; restore AC bit in EFLAGS first
         popfd
         Intel486 processor check
         Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
         which indicates the presence of a processor with the CPUID
         instruction.
check_80486:
                                                ; turn on 80486 processor flag
         mov
                   _cpu_type, 4
         mov
                   eax, ecx
                                                ; get original EFLAGS
                                                ; flip ID bit in EFLAGS
         xor
                   eax, 200000h
                                                ; save new EFLAGS value on stack
         push
                                                ; replace current EFLAGS value
         popfd
         pushfd
                                                ; get new EFLAGS
                                                ; store new EFLAGS in \ensuremath{\mathsf{EAX}}
         pop
                   eax
                                                ; can't toggle ID bit,
                   eax, ecx
         xor
                                                ; processor=80486
         je
                   end_cpu_type
         Execute CPUID instruction to determine vendor, family,
         model, stepping and features. For the purpose of this
         code, only the initial set of CPUID information is saved.
                   _cpuid_flag, 1
         mov
                                                ; flag indicating use of CPUID inst.
         push
                   ebx
                                                ; save registers
                   esi
         push
                   edi
         push
         mov
                   eax, 0
                                                ; set up for CPUID instruction
         CPU_ID
                                                ; get and save vendor ID
         mov
                   dword ptr _vendor_id, ebx
                   dword ptr _vendor_id[+4], edx
         mov
                   dword ptr _vendor_id[+8], ecx
         mov
                   dword ptr intel_id, ebx
         cmp
         jne
                   end_cpuid_type
         cmp
                   dword ptr intel_id[+4], edx
         ine
                   end_cpuid_type
         cmp
                   dword ptr intel_id[+8], ecx
                                                ; if not equal, not an Intel processor
         ine
                   end_cpuid_type
                   _intel_CPU, 1
                                                ; indicate an Intel processor
         mov
                                                ; make sure 1 is valid input for CPUID
         cmp
                   eax, 1
```



```
; if not, jump to end
         end_cpuid_type
         eax, 1
mov
CPU_ID
                                      ; get family/model/stepping/features
mov
         _cpu_signature, eax
mov
         _features_ebx, ebx
mov
         _features_edx, edx
         _features_ecx, ecx
mov
         eax, 8
                                      ; isolate family
shr
         eax, 0fh
and
                                      ; set _cpu_type with family
mov
         _cpu_type, al
Execute CPUID instruction to determine the cache descriptor
information.
mov
         eax, 0
                                      ; set up to check the EAX value
CPU_ID
cmp
                                      ; Are cache descriptors supported?
         end_cpuid_type
jl
mov
         eax, 2
                                      ; set up to read cache descriptor
CPU_ID
                                      ; Is one iteration enough to obtain
         al, 1
cmp
jne
         end_cpuid_type
                                      ; cache information?
                                      ; This code supports one iteration
                                      ; only.
                                      ; store cache information
mov
         _cache_eax, eax
         _cache_ebx, ebx
                                      ; NOTE: for future processors, CPUID
mov
mov
         _cache_ecx, ecx
                                      ; instruction may need to be run more
mov
         _cache_edx, edx
                                      ; than once to get complete cache
                                      ; information
          eax, 80000000h
                                      ; check if brand string is supported
mov
CPU_ID
          eax, 80000000h
cmp
         end_cpuid_type
                                      ; take jump if not supported
jbe
mov
         di, offset _brand_string
mov
         eax, 80000002h
                                      ; get first 16 bytes of brand string
CPU_ID
mov
         dword ptr [di], eax
                                      ; save bytes 0 .. 15
mov
         dword ptr [di+4], ebx
mov
         dword ptr [di+8], ecx
         dword ptr [di+12], edx
mov
add
         di, 16
         eax, 80000003h
mov
CPU_ID
         dword ptr [di], eax
mov
                                      ; save bytes 16 .. 31
         dword ptr [di+4], ebx
mov
         dword ptr [di+8], ecx
mov
         dword ptr [di+12], edx
mov
add
         di, 16
         eax, 80000004h
mov
CPU_ID
         dword ptr [di], eax
                                      ; save bytes 32 .. 47
mov
         dword ptr [di+4], ebx
mov
         dword ptr [di+8], ecx
mov
```

dword ptr [di+12], edx

mov



```
end_cpuid_type:
                  edi
                                               ; restore registers
         pop
         pop
                  esi
         pop
                  ebx
         comment this line for 32-bit segments
.8086
end_cpu_type:
         ret
_get_cpu_type
                  endp
******************
         public
                  _get_fpu_type
         _get_fpu_type
         This procedure determines the type of FPU in a system
         and sets the _fpu_type variable with the appropriate value.
         All registers are used by this procedure, none are preserved.
         Coprocessor check
         The algorithm is to determine whether the floating-point
         status and control words are present. If not, no
         coprocessor exists. If the status and control words can
         be saved, the correct coprocessor is then determined
         depending on the processor type. The Intel386 processor can
         work with either an Intel287 NDP or an Intel387 NDP.
         The infinity of the coprocessor must be checked to determine
         the correct coprocessor type.
         fninit
                                               ; reset FP status word
                                               ; initialize temp word to non-zero
         mov
                   fp_status, 5a5ah
         fnstsw
                  fp_status
                                               ; save FP status word
         mov
                  ax, fp_status
                                              ; check FP status word
         cmp
                  al, 0
                                              ; was correct status written
                  _fpu_type, 0
         mov
                                              ; no FPU present
         ine
                  end_fpu_type
check_control_word:
         fnstcw
                  fp_status
                                               ; save FP control word
         mov
                  ax, fp_status
                                               ; check FP control word
                  ax, 103fh
                                               ; selected parts to examine
         and
                  ax, 3fh
                                               ; was control word correct
         cmp
         mov
                  _fpu_type, 0
                                              ; incorrect control word, no FPU
         jne
                  end_fpu_type
         mov
                  _fpu_type, 1
         80287/80387 check for the Intel386 processor
check_infinity:
         cmp
                   _cpu_type, 3
         jne
                  end_fpu_type
         fld1
                                               ; must use default control from FNINIT
         fldz
                                               ; form infinity
         fdiv
                                               ; 8087/Intel287 NDP say +inf = -inf
         fld
                                               ; form negative infinity
                  st
         fchs
                                               ; Intel387 NDP says +inf <> -inf
         fcompp
                                               ; see if they are the same
         fstsw
                  fp_status
                                              ; look at status from FCOMPP
```



mov ax, fp_status
mov _fpu_type, 2 ; store Intel287 NDP for FPU type
sahf
jz end_fpu_type ; see if infinities matched
jz end_fpu_type ; jump if 8087 or Intel287 is present
mov _fpu_type, 3 ; store Intel387 NDP for FPU type
end_fpu_type:
 ret
_get_fpu_type endp

end



Example 2. Processor Identification Procedure in Assembly Language

```
Filename: cpuid3b.asm
         Copyright (c) Intel Corporation 1993-2003
         This program has been developed by Intel Corporation. Intel
         has various intellectual property rights which it may assert
         under certain circumstances, such as if another
         manufacturer's processor mis-identifies itself as being
         "GenuineIntel" when the CPUID instruction is executed.
         Intel specifically disclaims all warranties, express or
         implied, and all liability, including consequential and
         other indirect damages, for the use of this program,
         including liability for infringement of any proprietary
         rights, and including the warranties of merchantability and
         fitness for a particular purpose. Intel does not assume any
         responsibility for any errors which may appear in this
         program nor any responsibility to update it.
         This program contains three parts:
                   Identifies processor type in the variable
         Part 1:
                   _cpu_type:
                   Identifies FPU type in the variable _fpu_type:
         Part 2:
         Part 3:
                   Prints out the appropriate message. This part is
                   specific to the DOS environment and uses the DOS
                   system calls to print out the messages.
         This program has been tested with the Microsoft Developer Studio. If
         this code is assembled with no options specified and linked
         with the cpuid3a module, it correctly identifies the current
         Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro,
         Pentium(R) II processors, Pentium(R) II Xeon(TM) processors, Pentium(R) II
         Overdrive(R) processors, Intel(R) Celeron(R) processors, Pentium(R) III
         processors, Pentium(R) III Xeon(TM) processors, Pentium(R) 4 processors
         and Intel(R) Xeon(TM) processors DP and MP when executed in the real-address mode.
; NOTE: This code is written using 16-bit Segments
         To assemble this code with TASM, add the JUMPS directive.
                                                ; Uncomment this line for TASM
         jumps
         TITLE cpuid3b
DOSSEG
.model
         small
.stack
         100h
OP_O
         MACRO
                   66h
                                                ; hardcoded operand override
ENDM
.data
         extrn
                             _cpu_type:
                                                byte
         extrn
                             _fpu_type:
                                                byte
         extrn
                             _cpuid_flag:
                                                byte
         extrn
                             _intel_CPU:
                                                byte
```



```
byte
       extrn
                       _vendor_id:
                                      dword
       extrn
                       _cpu_signature:
                       features ecx:
                                      dword
       extrn
       extrn
                       _features_edx:
                                      dword
                                      dword
       extrn
                       _features_ebx:
                                      dword
       extrn
                       _cache_eax:
                                      dword
       extrn
                       _cache_ebx:
                                      dword
       extrn
                       _cache_ecx:
                                      dword
       extrn
                       _cache_edx:
       extrn
                       _brand_string:
                                      byte
       The purpose of this code is to identify the processor and
       coprocessor that is currently in the system. The program
       first determines the processor type. Then it determines
       whether a coprocessor exists in the system. If a
       coprocessor or integrated coprocessor exists, the program
       identifies the coprocessor type. The program then prints
       the processor and floating point processors present and type.
.code
.8086
start:
               ax, @data
       mov
       mov
               ds, ax
                                      ; set segment register
       mov
               es, ax
                                      ; set segment register
                                      ; align stack to avoid AC fault
       and
               sp, not 3
       call
               _get_cpu_type
                                      ; determine processor type
       call
               _get_fpu_type
       call
               print
               ax, 4c00h
       mov
               21h
       int
extrn
               _get_cpu_type: proc
_get_fpu_type: proc
       extrn
FPU_FLAG
                       equ 0001h
VME_FLAG
                       equ 0002h
DE_FLAG
                       equ 0004h
PSE_FLAG
                       equ 0008h
TSC_FLAG
                       equ 0010h
MSR_FLAG
                       equ 0020h
                       equ 0040h
PAE_FLAG
                      equ 0080h
MCE_FLAG
CX8_FLAG
                      equ 0100h
APIC_FLAG
                       equ 0200h
SEP_FLAG
                       equ 0800h
MTRR_FLAG
                      equ 1000h
PGE_FLAG
                       equ 2000h
                      equ 4000h
MCA_FLAG
CMOV_FLAG
                       equ 8000h
PAT_FLAG
                      equ 10000h
                       equ 20000h
PSE36_FLAG
PSNUM_FLAG
                       equ 40000h
```



```
CLFLUSH_FLAG
                          equ 80000h
DTS_FLAG
                          equ 200000h
ACPI_FLAG
                          equ 400000h
MMX_FLAG
                          equ 800000h
                          equ 1000000h
FXSR_FLAG
SSE_FLAG
                          equ 2000000h
SSE2_FLAG
                          equ 4000000h
SS_FLAG
                          equ 8000000h
HTT_FLAG
                          equ 10000000h
TM_FLAG
                          equ 20000000h
PBE_FLAG
                          equ 80000000h
EST_FLAG
                          eau 80h
TM2_FLAG
                          equ 100h
CID_FLAG
                          equ 400h
.data
                          "This system has a$"
id_msg
                 db
                           "n unknown processor$"
cp_error
                 db
                           "n 8086/8088 processor$"
cp_8086
                 db
cp_286
                          "n 80286 processor$"
                 db
                          "n 80386 processor$"
cp_386
                 db
                          "n 80486DX, 80486DX2 processor or"
cp_486
                 db
                          " 80487SX math coprocessor$"
                 db
                          "n 80486SX processor$"
cp_486sx
                 db
fp_8087
                 db
                          " and an 8087 math coprocessor$"
                          " and an 80287 math coprocessor$"
fp_287
                 db
                 db
                          " and an 80387 math coprocessor$"
fp_387
                 db
                          "Genuine Intel486(TM) processor$"
intel486_msg
intel486dx_msg
                 db
                          "Genuine Intel486(TM) DX processor$"
                           "Genuine Intel486(TM) SX processor$"
intel486sx_msg
                 db
inteldx2_msg
                 db
                           " Genuine IntelDX2(TM) processor$"
intelsx2_msg
                 db
                           "Genuine IntelSX2(TM) processor$"
inteldx4_msg
                 db
                           "Genuine IntelDX4(TM) processor$"
                           " Genuine Write-Back Enhanced"
inteldx2wb_msg
                 db
                           "IntelDX2(TM) processor$"
                  db
                 db
                           "Genuine Intel(R) Pentium(R) processor$"
pentium_msg
pentiumpro_msg
                          "Genuine Intel Pentium(R) Pro processor$"
                                   "Genuine Intel(R) Pentium(R) II processor, model 3$"
pentiumiimodel3_msg
                          db
                                   "Genuine Intel(R) Pentium(R) II processor, model 5 or Intel(R) Pentium(R) II
pentiumiixeon_m5_msg
                          db
Xeon(TM) processor$"
pentiumiixeon_msg
                          db
                                   "Genuine Intel(R) Pentium(R) II Xeon(TM) processor$"
                                   "Genuine Intel(R) Celeron(R) processor, model 5$"
celeron_msg
                          db
celeronmodel6_msg
                                   "Genuine Intel(R) Celeron(R) processor, model 6$"
                          db
celeron_brand
                          db
                                   "Genuine Intel(R) Celeron(R) processor$"
                                   "Genuine Intel(R) Pentium(R) III processor, model 7 or Intel Pentium(R) III Xeon(TM)
pentiumiii_msg
                          db
processor, model 7$"
pentiumiiixeon_msg
                          db
                                   "Genuine Intel(R) Pentium(R) III Xeon(TM) processor, model 7$"
pentiumiiixeon_brand
                                   "Genuine Intel(R) Pentium(R) III Xeon(TM) processor$"
                          db
                                   "Genuine Intel(R) Pentium(R) III processor$"
pentiumiii_brand
                          db
                                   "Genuine Mobile Intel(R) Pentium(R) III Processor-M$"
mobile_piii_brand
                          db
mobile_icp_brand
                                   "Genuine Mobile Intel(R) Celeron(R) processor$"
                          db
                                   "Genuine Mobile Intel(R) Pentium(R) 4 processor - M$"
mobile_p4_brand
                          db
pentium4_brand
                          db
                                   "Genuine Intel(R) Pentium(R) 4 processor$"
                          db
                                   "Genuine Intel(R) Xeon(TM) processor$"
xeon_brand
                          db
                                   "Genuine Intel(R) Xeon(TM) processor MP$"
xeon_mp_brand
unknown_msg
                          db
                                   "n unknown Genuine Intel(R) processor$"
```



```
brand_entry
                   struct
         brand_value
                            db
         brand_string
                            dw
brand_entry
                  ends
                   brand_entry
                                      <01h, offset celeron_brand>
brand_table
                   brand_entry
                                      <02h, offset pentiumiii_brand>
                   brand_entry
                                      <03h, offset pentiumiiixeon_brand>
                   brand_entry
                                      <04h, offset pentiumiii_brand>
                   brand_entry
                                      <06h, offset mobile_piii_brand>
                   brand_entry
                                      <07h, offset mobile_icp_brand>
                                      <08h, offset pentium4 brand>
                   brand_entry
                   brand_entry
                                      <09h, offset pentium4_brand>
                   brand_entry
                                      <0Ah, offset celeron_brand>
                   brand_entry
                                      <0Bh, offset xeon_brand>
                   brand_entry
                                      <0Ch, offset xeon_mp_brand>
                   brand_entry
                                      <0Eh, offset mobile_p4_brand>
                  brand_entry
                                      <0Fh, offset mobile_icp_brand>
brand_table_size
                            ($ - offset brand_table) / (sizeof brand_entry)
; The following 16 entries must stay intact as an array
intel_486_0
                   dw
                            offset intel486dx_msg
intel_486_1
                            offset intel486dx_msg
                   dw
intel_486_2
                            offset intel486sx_msg
                   dw
intel_486_3
                            offset inteldx2_msg
                   dw
intel_486_4
                            offset intel486_msg
                   dw
intel_486_5
                   dw
                            offset intelsx2_msg
intel_486_6
                   dw
                            offset intel486_msg
                            offset inteldx2wb_msg
intel_486_7
                   dw
intel_486_8
                            offset inteldx4_msg
                   dw
intel_486_9
                            offset intel486_msg
                   dw
                            offset intel486_msg
intel_486_a
                   dw
intel_486_b
                            offset intel486_msg
                   dw
intel_486_c
                   dw
                            offset intel486_msg
intel_486_d
                   dw
                            offset intel486_msg
intel_486_e
                   dw
                            offset intel486_msg
intel_486_f
                            offset intel486_msg
                   dw
; end of array
family_msg
                   db
                            13,10,"Processor Family: $"
model_msg
                   db
                            13,10,"Model:
                  db
                            13,10,"Stepping:
stepping_msg
ext_fam_msg
                  db
                            13,10," Extended Family: $"
ext_mod_msg
                  db
                            13,10," Extended Model: $"
cr_lf
                   db
                            13,10,"$"
                            13,10,"The processor is an OverDrive(R)"
                   db
turbo_msg
                   db
                            " processor$"
                            13,10,"The processor is the upgrade"
dp_msg
                   db
                   db
                            " processor in a dual processor system$"
                   db
                            13,10,"The processor contains an on-chip"
fpu_msg
                   db
                            " FPU$"
vme_msg
                   db
                            13,10,"The processor supports Virtual"
                            " Mode Extensions$"
                   db
                            13,10,"The processor supports Debugging"
de_msg
                   db
                            " Extensions$"
                   db
                   db
                            13,10,"The processor supports Page Size"
pse_msg
                   db
                            " Extensions$"
                   db
                            13,10,"The processor supports Time Stamp"
tsc_msg
                  db
                            " Counter$"
```



msr_msg	db	13,10,"The processor supports Model"
	db	" Specific Registers\$"
pae_msg	db	13,10,"The processor supports Physical"
	db	" Address Extensions\$"
mce_msg	db	13,10,"The processor supports Machine"
ov 9 . mag	db	"Check Exceptions\$"
cx8_msg	db db	13,10,"The processor supports the" "CMPXCHG8B instruction\$"
apic_msg	db	13,10,"The processor contains an on-chip"
upre_msg	db	"APIC\$"
sep_msg	db	13,10,"The processor supports Fast System"
1 = 0	db	"Call\$"
no_sep_msg	db	13,10,"The processor does not support Fast"
	db	" System Call\$"
mtrr_msg	db	13,10,"The processor supports Memory Type"
	db	"Range Registers\$"
pge_msg	db	13,10,"The processor supports Page Global"
	db	"Enable\$"
mca_msg	db db	13,10,"The processor supports Machine" "Check Architecture\$"
emov mea	db	13,10,"The processor supports Conditional"
cmov_msg	db	" Move Instruction\$"
pat_msg	db	13,10,"The processor supports Page Attribute"
put_msg	db	"Table\$"
pse36_msg	db	13,10,"The processor supports 36-bit Page"
rocco_mog	db	"Size Extension\$"
psnum_ms g	db	13,10,"The processor supports the"
_	db	" processor serial number\$"
clflush_msg	db	13,10,"The processor supports the"
	db	" CLFLUSH instruction\$"
dts_msg	db	13,10,"The processor supports the"
	db	" Debug Trace Store feature\$"
acpi_msg	db	13,10,"The processor supports the"
	db	" ACPI registers in MSR space\$"
mmx_msg	db	13,10,"The processor supports Intel Architecture"
fyer mea	db db	" MMX(TM) Technology\$" 13,10,"The processor supports Fast floating point"
fxsr_msg	db	" save and restore\$"
sse_msg	db	13,10,"The processor supports the Streaming"
	db	" SIMD extensions\$"
sse2_msg	db	13,10,"The processor supports the Streaming"
- 0	db	" SIMD extensions 2 instructions\$"
ss_msg	db	13,10,"The processor supports Self-Snoop\$"
htt_msg	db	13,10,"The processor supports Hyper-Threading Technology\$"
tm_msg	db	13,10,"The processor supports the"
	db	" Thermal Monitor\$"
pbe_msg	db	13,10,"The processor supports the"
	db	" Pending Break Event\$"
est_msg	db	13,10,"The processor supports"
tm2 mea	db db	"Enhanced SpeedStep(TM) Technology\$"
tm2_msg	db	13,10,"The processor supports the" "Thermal Monitor 2\$"
cid_msg	db	13,10,"The processor supports L1 Data Cache Context ID"
ciu_msg	uυ	15,16, The processor supports D1 Data Cache Context ID
not_intel	db	"t least an 80486 processor."
	db	13,10,"It does not contain a Genuine"
	db	"Intel part and as a result,"
	db	"the",13,10,"CPUID"
	db	" detection information cannot be"
	db	" determined at this time.\$"



```
ASC_MSG
                   MACRO msg
         LOCAL ascii_done
                                                ; local label
         add
                   al, 30h
                   al, 39h
                                                ; is it 0-9?
         cmp
                   ascii_done
         jle
                   al, 07h
         add
ascii_done:
                   byte ptr msg[20], al
         mov
         mov
                   dx, offset msg
         mov
                   ah, 9h
         int
                   21h
ENDM
.code
.8086
print
         proc
         This procedure prints the appropriate cpuid string and
         numeric processor presence status. If the CPUID instruction
         was used, this procedure prints out the CPUID info.
         All registers are used by this procedure, none are
         preserved.
         mov
                   dx, offset id_msg
                                               ; print initial message
         mov
                   ah, 9h
         int
                   21h
                   _cpuid_flag, 1
                                                ; if set to 1, processor
         cmp
                                                ; supports CPUID instruction
         je
                   print_cpuid_data
                                                ; print detailed CPUID info
print_86:
                   \_cpu\_type,\,0
         cmp
         jne
                   print_286
         mov
                   dx, offset cp_8086
                   ah, 9h
         mov
         int
                   21h
                   _fpu_type, 0
         cmp
         je
                   end_print
                   dx, offset fp_8087
         mov
                   ah, 9h
         mov
                   21h
         int
                   end_print
         jmp
print_286:
                   _cpu_type, 2
         cmp
         jne
                   print_386
                   dx, offset cp_286
         mov
                   ah, 9h
         mov
         int
                   21h
         cmp
                   _fpu_type, 0
         je
                   end_print
print_287:
                   dx, offset fp_287
         mov
                   ah, 9h
         mov
         int
                   21h
                   end_print
         jmp
```



```
print_386:
                   _cpu_type, 3
         cmp
                   print_486
         jne
         mov
                   dx, offset cp_386
                   ah, 9h
         mov
                   21h
         int
         cmp
                   _fpu_type, 0
                   end_print
         je
         cmp
                   _fpu_type, 2
                   print_287
         je
         mov
                   dx, offset fp_387
         mov
                   ah, 9h
         int
                   21h
         jmp
                   end_print
print_486:
                   _cpu_type, 4
         cmp
                   print_unknown
                                               ; Intel processors will have
         jne
                   dx, offset cp_486sx
                                               ; CPUID instruction
         mov
         cmp
                   _fpu_type, 0
                   print_486sx
         je
                   dx, offset cp_486
         mov
print_486sx:
                   ah, 9h
         mov
                   21h
         int
                   end_print
         jmp
print_unknown:
                   dx, offset cp_error
         mov
                   print_486sx
         jmp
print_cpuid_data:
.486
                   _intel_CPU, 1
                                               ; check for genuine Intel
         cmp
         jne
                   not\_GenuineIntel
                                               ; processor
                   di, offset _brand_string
                                               ; brand string supported?
         mov
         cmp
                   byte ptr [di], 0
         je
                   print_brand_id
                                               ; max brand string length
         mov
                   cx, 47
skip_spaces:
         cmp
                   byte ptr [di], ' '
                                               ; skip leading space chars
                   print_brand_string
         jne
         inc
         loop
                   skip_spaces
print_brand_string:
         cmp
                                               ; Nothing to print
         je
                   print_brand_id
         cmp
                   byte ptr [di], 0
                   print_brand_id
         je
print_brand_char:
         mov
                   dl, [di]
                                               ; print upto the max chars
         mov
                   ah, 2
                   21h
         int
```



```
inc
                   byte ptr [di], 0
         cmp
                  print_family
         je
         loop
                  print_brand_char
         jmp
                  print_family
print_brand_id:
         cmp
                   _cpu_type, 6
                  print_486_type
         jb
         ja
                  print_pentiumiiimodel8_type
         mov
                  eax, dword ptr _cpu_signature
         shr
                  eax, 4
         and
                  al, 0fh
         cmp
                  al, 8
         jae
                   print_pentiumiiimodel8_type
print_486_type:
                                               ; if 4, print 80486 processor
                   _cpu_type, 4
         cmp
         jne
                   print_pentium_type
         mov
                  eax, dword ptr _cpu_signature
         shr
                  eax, 4
                  eax. 0fh
                                               ; isolate model
         and
         mov
                  dx, intel_486_0[eax*2]
                  print_common
         jmp
print_pentium_type:
                   _cpu_type, 5
                                               ; if 5, print Pentium processor
         cmp
         jne
                  print_pentiumpro_type
         mov
                  dx, offset pentium_msg
                   print_common
         jmp
print_pentiumpro_type:
                                               ; if 6 & model 1, print Pentium
                  _cpu_type, 6
         cmp
                                               ; Pro processor
                  print_unknown_type
         jne
         mov
                  eax, dword ptr _cpu_signature
         shr
                  eax, 4
         and
                  eax, 0fh
                                               ; isolate model
         cmp
                  eax, 3
         jge
                   print_pentiumiimodel3_type
         cmp
         jne
                   print_unknown_type
                                               ; incorrect model number = 2
                   dx, offset pentiumpro_msg
         mov
                  print_common
         jmp
print_pentiumiimodel3_type:
                  eax, 3
                                               ; if 6 & model 3, print Pentium
         cmp
                                               ; II processor, model 3
                   print_pentiumiimodel5_type
         jne
                   dx, offset pentiumiimodel3_msg
         mov
                  print_common
         jmp
print_pentiumiimodel5_type:
                                               ; if 6 & model 5, either Pentium
         cmp
                  eax, 5
                                               ; II processor, model 5, Pentium II
                                               ; Xeon processor or Intel Celeron
                                               ; processor, model 5
         je
                  celeron_xeon_detect
                  eax, 7
                                               ; If model 7 check cache descriptors
         cmp
```



; to determine Pentium III or Pentium III Xeon

jne print_celeronmodel6_type celeron_xeon_detect:

; Is it Pentium II processor, model 5, Pentium II Xeon processor, Intel Celeron processor,

; Pentium III processor or Pentium III Xeon processor.

mov eax, dword ptr _cache_eax rol eax, 8

mov cx, 3

celeron_detect_eax:

cmp al, 40h ; Is it no L2

je print_celeron_type

cmp al, 44h ; Is L2 >= 1M

jae print_p entiumiixeon_type

rol eax, 8

loop celeron_detect_eax

mov eax, dword ptr _cache_ebx

mov cx, 4

celeron_detect_ebx:

cmp al, 40h ; Is it no L2

je print_celeron_type

cmp al, 44h ; Is $L2 \ge 1M$

jae print_pentiumiixeon_type

rol eax, 8

loop celeron_detect_ebx

mov eax, dword ptr _cache_ecx

mov cx, 4

celeron_detect_ecx:

 $cmp \hspace{1.5cm} al, 40h \hspace{1.5cm} ; Is it no \ L2 \\$

je print_celeron_type

cmp al, 44h ; Is L2 >= 1M

jae print_pentiumiixeon_type

rol eax, 8

loop celeron_detect_ecx

mov eax, dword ptr _cache_edx

mov cx, 4

celeron_detect_edx:

cmp al, 40h ; Is it no L2

je print_celeron_type

cmp al, 44h ; Is $L2 \ge 1M$

jae print_pentiumiixeon_type

rol eax, 8

loop celeron_detect_edx

mov dx, offset pentiumiixeon_m5_msg mov eax, dword ptr _cpu_signature

shr eax, 4

and eax, 0fh ; isolate model

cmp eax, 5



```
print_common
         je
                   dx, offset pentiumiii_msg
         mov
                  print_common
         jmp
print_celeron_type:
                  dx, offset celeron_msg
         mov
         jmp
                  print_common
print_pentiumiixeon_type:
                  dx, offset pentiumiixeon_msg
         mov
         mov
                   ax, word ptr _cpu_signature
         shr
                  ax, 4
         and
                  eax, 0fh
                                               ; isolate model
         cmp
                  eax, 5
                   print_common
         je
         mov
                   dx, offset pentiumiiixeon_msg
         jmp
                   print_common
print_celeronmodel6_type:
                  eax, 6
                                               ; if 6 & model 6, print Intel Celeron
         cmp
                                               ; processor, model 6
                   print_pentiumiiimodel8_type
         jne
                  dx, offset celeronmodel6_msg
         mov
                  print_common
         jmp
print_pentiumiiimodel8_type:
                                               ; Pentium III processor, model 8, or
         cmp
                                               ; Pentium III Xeon processor, model 8
         jb
                   print_unknown_type
                  eax, dword ptr _features_ebx
         mov
                  al, 0
                                               ; Is brand_id supported?
         cmp
                   print_unknown_type
         je
                  di, offset brand_table
                                               ; Setup pointer to brand_id table
         mov
                  cx, brand_table_size
                                               ; Get maximum entry count
         mov
next_brand:
                   al, byte ptr [di]
                                               ; Is this the brand reported by the processor
         cmp
         je
                   brand_found
                                               ; Point to next Brand Defined
         add
                   di, sizeof brand_entry
         loop
                   next_brand
                                               ; Check next brand if the table is not exhausted
                  print_unknown_type
         jmp
brand_found:
                  eax, dword ptr _cpu_signature
         mov
                                               ; Check for Pentium III, model B, stepping 1
                  eax. 06B1h
         cmp
         jne
                  not_b1_celeron
                  dx, offset celeron_brand
                                               ; Assume this is a the special case (see Table 10)
         mov
                   byte ptr[di], 3
                                               ; Is this a B1 Celeron?
         cmp
                  print_common
         je
not_b1_celeron:
                  eax, 0F13h
         cmp
         jae
                   not_xeon_mp
                  dx, offset xeon_mp_brand
                                               ; Early "Intel(R) Xeon(TM) processor MP"?
         mov
                   byte ptr [di], 0Bh
         cmp
                   print_common
         je
```



```
dx, offset xeon_brand
                                                ; Early "Intel(R) Xeon(TM) processor"?
         mov
         cmp
                   byte ptr[di], 0Eh
         je
                   print_common
not_xeon_mp:
                   dx, word ptr [di+1]
                                                ; Load DX with the offset of the brand string
         mov
                   print_common
         jmp
print_unknown_type:
                   dx, offset unknown_msg
                                               ; if neither, print unknown
         mov
print_common:
                   ah, 9h
         mov
                   21h
; print family, model, and stepping
print_family:
                   al, _cpu_type
         ASC_MSG
                            family_msg
                                                ; print family msg
         mov
                   eax, dword ptr _cpu_signature
                   ah, 0fh
                                               ; Check for Extended Family
         and
                   ah, 0fh
         cmp
         jne
                   print_model
                   dx, offset ext_fam_msg
         mov
                   ah, 9h
         mov
         int
                   21h
         shr
                   eax, 20
         mov
                   ah, al
                                               ; Copy extended family into ah
                   al, 4
         shr
                   ax, 0f0fh
         and
                   ah, '0'
         add
                                                ; Convert upper nibble to ascii
         add
                   al, '0'
                                                ; Convert lower nibble to ascii
                   ax
         push
                   dl, al
         mov
         mov
                   ah. 2
         int
                   21h
                                               ; print upper nibble of ext family
         pop
                   ax
                   dl, ah
         mov
         mov
                   ah, 2
         int
                   21h
                                                ; print lower nibble of ext family
print_model:
                   eax, dword ptr _cpu_signature
         mov
         shr
                   ax, 4
                   al, 0fh
         and
         ASC_MSG
                                                ; print model msg
                            model_msg
          mov
                   eax, dword ptr _cpu_signature
                   al, 0f0h
                                               ; Check for Extended Model
         and
                   ah, 0f0h
         cmp
                   print_stepping
         jne
                   dx, offset ext_mod_msg
         mov
         mov
                   ah, 9h
                   21h
         int
                   eax, 16
         shr
                   al, 0fh
         and
                   al, '0'
                                                ; Convert extended model to ascii
         add
                   dl, al
         mov
                   ah, 2
         mov
         int
                   21h
                                               ; print lower nibble of ext family
```



```
print_stepping:
                  eax, dword ptr _cpu_signature
         mov
         and
                  al, 0fh
         ASC_MSG
                                              ; print stepping msg
                           stepping_msg
print_upgrade:
                  eax, dword ptr _cpu_signature
         mov
         test
                  ax, 1000h
                                             ; check for turbo upgrade
                  check_dp
         jz
         mov
                  dx, offset \ turbo\_msg
         mov
                  ah, 9h
                  21h
         int
        jmp
                  print_features
check_dp:
                  ax, 2000h
         test
                                             ; check for dual processor
         jΖ
                  print_features
         mov
                  dx, offset dp_msg
         mov
                  ah, 9h
                  21h
         int
print_features:
         mov
                  eax, dword ptr _features_edx
         and
                  eax, FPU_FLAG
                                             ; check for FPU
                  check_VME
         jz
         mov
                  dx, offset fpu_msg
         mov
                  ah, 9h
         int
                  21h
check_VME:
                  eax, dword ptr _features_edx
         mov
                  eax, VME_FLAG
         and
                                             ; check for VME
                  check_DE
         jz
                  dx, offset vme_msg
         mov
         mov
                  ah, 9h
         int
                  21h
check_DE:
                  eax, dword ptr _features_edx
         and
                  eax, DE_FLAG
                                             ; check for DE
                  check_PSE
         jΖ
                  dx, offset de_msg
         mov
                  ah, 9h
         mov
         int
                  21h
check_PSE:
                  eax, dword ptr _features_edx
         mov
         and
                  eax, PSE_FLAG
                                             ; check for PSE
                  check_TSC
         jΖ
         mov
                  dx, offset pse_msg
         mov
                  ah, 9h
         int
                  21h
check_TSC:
                  eax, dword ptr _features_edx
         mov
                  eax, TSC_FLAG
         and
                                             ; check for TSC
                  check_MSR
         jΖ
                  dx, offset tsc_msg
         mov
                  ah, 9h
         mov
         int
                  21h
```



```
check_MSR:
                 eax, dword ptr _features_edx
         mov
                                            ; check for MSR
         and
                 eax, MSR_FLAG
                 check_PAE
        jz
                 dx, offset msr_msg
         mov
                 ah, 9h
         mov
                 21h
         int
check_PAE:
         mov
                 eax, dword ptr _features_edx
         and
                 eax, PAE_FLAG
                                            ; check for PAE
                 check_MCE
         jz
         mov
                 dx, offset pae_msg
         mov
                 ah, 9h
         int
                 21h
check_MCE:
                 eax, dword ptr _features_edx
         mov
                 eax, MCE_FLAG
         and
                                            ; check for MCE
                 check_CX8
         jz
                 dx, offset mce_msg
        mov
                 ah, 9h
         mov
         int
                 21h
check_CX8:
                 eax, dword ptr _features_edx
         and
                 eax, CX8_FLAG
                                            ; check for CMPXCHG8B
        jΖ
                 check_APIC
                 dx, offset cx8_msg
         mov
                  ah, 9h
         mov
                 21h
         int
check_APIC:
                 eax, dword ptr _features_edx
         mov
         and
                 eax, APIC_FLAG
                                            ; check for APIC
        jz
                 check_SEP
                 dx, offset apic_msg
         mov
         mov
                 ah, 9h
                 21h
         int
check_SEP:
                 eax, dword ptr _features_edx
         mov
                 eax, SEP_FLAG
                                            ; Check for Fast System Call
         and
         jz
                 check_MTRR
                                            ; Determine if Fast System
                  _cpu_type, 6
         cmp
                                            ; Calls are supported.
                 print_sep
        jne
                 eax, dword ptr _cpu_signature
         mov
                  al, 33h
         cmp
        jb
                 print_no_sep
print_sep:
                 dx, offset sep_msg
         mov
                 ah, 9h
         mov
                 21h
         int
                 check\_MTRR
        jmp
print_no_sep:
                 dx, offset no_sep_msg
         mov
```



```
ah, 9h
        mov
        int
                 21h
check_MTRR:
                 eax, dword ptr _features_edx
         mov
                 eax, MTRR_FLAG
                                           ; check for MTRR
        and
                 check_PGE
        jΖ
                 dx, offset mtrr_msg
        mov
                 ah, 9h
        mov
        int
                 21h
check_PGE:
                 eax, dword ptr _features_edx
        mov
                 eax, PGE_FLAG
        and
                                           ; check for PGE
                 check_MCA
        įΖ
        mov
                 dx, offset pge_msg
                 ah, 9h
        mov
                 21h
        int
check_MCA:
                 eax, dword ptr _features_edx
        mov
                 eax, MCA_FLAG
                                           ; check for MCA
        and
                 check_CMOV
        jΖ
        mov
                 dx, offset mca_msg
                 ah, 9h
        mov
        int
                 21h
check_CMOV:
                 eax, dword ptr _features_edx
        mov
                 eax, CMOV_FLAG
                                           ; check for CMOV
        and
                 check_PAT
        jΖ
                 dx, offset cmov_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_PAT:
        mov
                 eax, dword ptr _features_edx
                 eax, PAT_FLAG
        and
        įΖ
                 check_PSE36
        mov
                 dx, offset pat_msg
        mov
                 ah, 9h
                 21h
        int
check_PSE36:
        mov
                 eax, dword ptr _features_edx
                 eax, PSE36_FLAG
        and
                 check_PSNUM
        jz
                 dx, offset pse36_msg
        mov
        mov
                 ah, 9h
                 21h
        int
check_PSNUM:
        mov
                 eax, dword ptr _features_edx
        and
                 eax, PSNUM_FLAG
                                           ; check for processor serial number
                 check_CLFLUSH
        jΖ
                 dx, offset psnum_msg
        mov
                 ah, 9h
        mov
                 21h
        int
check_CLFLUSH:
```

eax, dword ptr _features_edx

mov



```
and
                 eax, CLFLUSH_FLAG
                                             ; check for Cache Line Flush
                 check_DTS
         jΖ
         mov
                  dx, offset clflush_msg
         mov
                  ah, 9h
                 21h
         int
check_DTS:
                 eax, dword ptr _features_edx
         mov
                 eax, DTS_FLAG
         and
                                            ; check for Debug Trace Store
                 check_ACPI
        jz
         mov
                 dx, offset dts_msg
         mov
                  ah, 9h
                  21h
         int
check_ACPI:
                  eax, dword ptr _features_edx
                 eax, ACPI_FLAG
         and
                                            ; check for processor serial number
         jΖ
                  check_MMX
                 dx, offset acpi_msg
        mov
         mov
                 ah, 9h
                 21h
         int
check_MMX:
         mov
                 eax, dword ptr _features_edx
         and
                 eax, MMX_FLAG
                                            ; check for MMX technology
                  check_FXSR
        jz
         mov
                  dx, offset mmx_msg
         mov
                  ah, 9h
         int
                 21h
check_FXSR:
                 eax, dword ptr _features_edx
         mov
                 eax, FXSR_FLAG
                                            ; check for FXSR
         and
                 check_SSE
        jΖ
                 dx, offset fxsr_msg
         mov
         mov
                  ah, 9h
         int
                 21h
check_SSE:
                 eax, dword ptr _features_edx
         mov
         and
                 eax, SSE_FLAG
                                            ; check for Streaming SIMD
                 check_SSE2
         jz
                                             ; Extensions
                 dx, offset sse_msg
         mov
                 ah, 9h
         mov
         int
                 21h
check_SSE2:
                 eax, dword ptr _features_edx
         mov
         and
                 eax, SSE2_FLAG
                                            ; check for Streaming SIMD
                 check_SS
                                             ; Extensions 2
        jΖ
                 dx, offset sse2_msg
         mov
                 ah, 9h
         mov
         int
                 21h
check_SS:
                 eax, dword ptr_features_edx
         mov
                 eax, SS_FLAG
                                            ; check for Self Snoop
         and
                 check_HTT
         jΖ
                 dx, offset ss_msg
         mov
                 ah, 9h
         mov
         int
                 21h
```



```
check_HTT:
                  eax, dword ptr _features_edx
         mov
         and
                  eax, HTT_FLAG
                                             ; check for Hyper-Thread Technology
                  check_TM
        jz
                  eax, dword ptr _features_ebx
         mov
         bswap
                                             ; Put Logical processor count in reg AH
                  eax
                  ah, 1
                                             ; Logical processor count > 1?
         cmp
                  check_TM
         je
         mov
                  dx, offset htt_msg
                                             ; Supports HTT
                  ah, 9h
         mov
         int
                  21h
check_TM:
                  eax, dword ptr _features_edx
                  eax, TM_FLAG
                                             ; check for Thermal Monitor
         and
                  check_PBE
         jz
         mov
                  dx, offset tm_msg
                  ah, 9h
         mov
         int
                  21h
check_PBE:
                  eax, dword ptr _features_edx
         mov
                  eax, PBE_FLAG
                                             ; check for Pending Break Event
         and
                  check_EST
         jΖ
         mov
                  dx, offset pbe_msg
         mov
                  ah, 9h
                  21h
         int
check_EST:
                  eax, dword ptr _features_ecx
         mov
                  eax, EST_FLAG
                                             ; check for Enhanced SpeedStep Technology
         and
                  check\_TM2
         jz
         mov
                  dx, offset est_msg
         mov
                  ah, 9h
                  21h
         int
check_TM2
                  eax, dword ptr _features_ecx
                  eax, TM2_FLAG
                                             ; check for Thermal Monitor 2
         and
                  check_CID
         jz
                  dx, offset tm2\_msg
         mov
         mov
                  ah, 9h
                  21h
         int
check_CID:
         mov
                  eax, dword ptr _features_ecx
         and
                  eax, CID_FLAG
                                             ; check for L1 Context ID
                  end_print
         jz
         mov
                  dx, offset cid_msg
         mov
                  ah, 9h
         int
                  21h
                  end_print
        jmp
not_GenuineIntel:
                  dx, offset not_intel
         mov
                  ah, 9h
         mov
         int
                  21h
```



end_print:

mov dx, offset cr_lf mov ah, 9h int 21h

ret print endp

end start



#define PAT_FLAG

#define DTS_FLAG

#define ACPI_FLAG

#define MMX_FLAG

#define FXSR_FLAG

#define SSE_FLAG

#define PSE36_FLAG

#define PSNUM_FLAG

#define CLFLUSH_FLAG

Example 3. Processor Identification Procedure in the C Language

```
/* FILENAME: CPUID3.C
/* Copyright (c) Intel Corporation 1994-2003
                                                                              */
                                                                              */
/* This program has been developed by Intel Corporation. Intel has
                                                                              */
/* various intellectual property rights which it may assert under
/* certain circumstances, such as if another manufacturer's
/* processor mis-identifies itself as being "GenuineIntel" when
                                                                              */
/* the CPUID instruction is executed.
                                                                              */
                                                                             */
/* Intel specifically disclaims all warranties, express or implied,
                                                                             */
/* and all liability, including consequential and other indirect
                                                                             */
/* damages, for the use of this program, including liability for
                                                                             */
/* infringement of any proprietary rights, and including the
                                                                              */
                                                                              */
/* warranties of merchantability and fitness for a particular
/* purpose. Intel does not assume any responsibility for any
                                                                              */
                                                                              */
/* errors which may appear in this program nor any responsibility
                                                                              */
/* to update it.
/* This program contains three parts:
                                                                              */
/* Part 1: Identifies CPU type in the variable _cpu_type:
                                                                              */
                                                                              */
/* Part 2: Identifies FPU type in the variable _fpu_type:
                                                                              */
                                                                              */
/* Part 3: Prints out the appropriate message.
                                                                              */
                                                                              */
/* This program has been tested with the Microsoft Developer Studio.
                                                                              */
/* If this code is compiled with no options specified and linked
                                                                              */
/* with the cpuid3a module, it correctly identifies the current
                                                                              */
/* Intel 8086/8088, 80286, 80386, 80486, Pentium(R), Pentium(R) Pro,
/* Pentium(R) II, Pentium(R) II Xeon(TM), Pentium(R) II OverDrive(R),
                                                                             */
/* Intel(R) Celeron(R), Pentium(R) III processors, Pentium(R) III Xeon(TM)
/* processors, Pentium(R) 4 processors and Intel(R) Xeon(TM) processors
#define FPU_FLAG
                             0x0001
#define VME_FLAG
                             0x0002
#define DE_FLAG
                             0x0004
#define PSE_FLAG
                             0x0008
#define TSC_FLAG
                             0x0010
#define MSR_FLAG
                             0x0020
#define PAE_FLAG
                             0x0040
#define MCE_FLAG
                             0x0080
#define CX8_FLAG
                             0x0100
#define APIC_FLAG
                             0x0200
#define SEP_FLAG
                             0x0800
#define MTRR_FLAG
                             0x1000
#define PGE_FLAG
                             0x2000
#define MCA_FLAG
                             0x4000
#define CMOV_FLAG
                             0x8000
```

0x10000

0x20000

0x40000

0x80000

0x200000

0x400000

0x800000

0x1000000

0x2000000



```
#define SSE2_FLAG
                            0x4000000
#define SS_FLAG
                            0x8000000
#define HTT_FLAG
                            0x10000000
#define TM_FLAG
                            0x20000000
#define PBE_FLAG
                            0x80000000
#define EST_FLAG
                            0x80
#define TM2_FLAG
                            0x100
#define CID_FLAG
                            0x400
extern char cpu_type;
extern char fpu_type;
extern char cpuid_flag;
extern char intel_CPU;
extern char vendor_id[12];
extern long cpu_signature;
extern long features_ecx;
extern long features_edx;
extern long features_ebx;
extern long cache_eax;
extern long cache_ebx;
extern long cache_ecx;
extern long cache_edx;
extern char brand_string[48];
extern int brand_id;
long cache_temp;
long celeron_flag;
long pentiumxeon_flag;
struct brand_entry {
                   brand_value;
         long
         char
                   *brand_string;
};
#define brand_table_size 13
struct brand_entry brand_table[brand_table_size] = {
         0x01, "Genuine Intel(R) Celeron(R) processor",
         0x02, "Genuine Intel(R) Pentium(R) III processor",
         0x03, "Genuine Intel(R) Pentium(R) III Xeon(TM) processor",
         0x04, "Genuine Intel(R) Pentium(R) III processor",
         0x06, "Genuine Mobile Intel(R) Pentium(R) III Processor-M",
         0x07, "Genuine Mobile Intel(R) Celeron(R) processor",
         0x08, "Genuine Intel(R) Pentium(R) 4 processor",
         0x09, "Genuine Intel(R) Pentium(R) 4 processor",
         0x0A, "Genuine Intel(R) Celeron(R) processor",
         0x0B, "Genuine Intel(R) Xeon(TM) processor",
         0x0C, "Genuine Intel(R) Xeon(TM) processor MP",
         0x0E, "Genuine Mobile Intel(R) Pentium(R) 4 processor",
         0x0F, "Genuine Mobile Intel(R) Celeron(R) processor"
};
int main() {
         get_cpu_type();
         get_fpu_type();
         print();
         return(0);
}
```



```
int print() {
                   brand_index = 0;
         printf("This system has a");
         if (cpuid_flag == 0) {
                   switch (cpu_type) {
                   case 0:
                             printf("n 8086/8088 processor");
                             if (fpu_type) printf(" and an 8087 math coprocessor");
                   case 2:
                             printf("n 80286 processor");
                             if (fpu_type) printf(" and an 80287 math coprocessor");
                   case 3:
                             printf("n 80386 processor");
                             if (fpu_type == 2)
                                       printf(" and an 80287 math coprocessor");
                             else if (fpu_type)
                                       printf(" and an 80387 math coprocessor");
                             break;
                   case 4:
                             if (fpu_type)
                                       printf("n 80486DX, 80486DX2 processor or 80487SX math coprocessor");
                             else
                                       printf("n 80486SX processor");
                             break;
                   default:
                             printf("n unknown processor");
         else {
         /* using cpuid instruction */
                   if (intel_CPU) {
                             if (brand_string[0]) {
                                       brand_index = 0;
                                       while ((brand_string[brand_index] == ' ') && (brand_index < 48))
                                                 brand_index++;
                                       if (brand_index != 48)
                                         printf(" %s", &brand_string[brand_index]);
                             else if (cpu\_type == 4) {
                                       switch ((cpu_signature>>4) & 0xf) {
                                       case 0:
                                       case 1:
                                                 printf(" Genuine Intel486(TM) DX processor");
                                                 break;
                                       case 2:
                                                 printf(" Genuine Intel486(TM) SX processor");
                                                 break;
                                       case 3:
                                                 printf(" Genuine IntelDX2(TM) processor");
                                       case 4:
                                                 printf(" Genuine Intel486(TM) processor");
                                                 break;
                                       case 5:
                                                 printf(" Genuine IntelSX2(TM) processor");
                                                 break;
                                       case 7:
```



```
printf(" Genuine Write-Back Enhanced \
                            IntelDX2(TM) processor");
                   break;
         case 8:
                  printf(" Genuine IntelDX4(TM) processor");
                  break;
         default:
                  printf(" Genuine Intel486(TM) processor");
else if (cpu_type == 5)
         printf(" Genuine Intel Pentium(R) processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 1))
         printf(" Genuine Intel Pentium(R) Pro processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 3))
         printf(" Genuine Intel Pentium(R) II processor, model 3");
else if (((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 5)) ||
       ((cpu\_type == 6) \&\& (((cpu\_signature >> 4) \& 0xf) == 7)))
         celeron_flag = 0;
         pentiumxeon_flag = 0;
         cache_temp = cache_eax & 0xFF000000;
         if (cache_temp == 0x40000000)
                  celeron_flag = 1;
         if ((cache_temp \geq 0x44000000) && (cache_temp \leq 0x45000000))
                  pentiumxeon_flag = 1;
         cache_temp = cache_eax & 0xFF0000;
         if (cache_temp == 0x400000)
                  celeron_flag = 1;
         if ((cache_temp \ge 0x440000) && (cache_temp \le 0x450000))
                  pentiumxeon_flag = 1;
         cache_temp = cache_eax & 0xFF00;
         if (cache\_temp == 0x4000)
                  celeron_flag = 1;
         if ((cache_temp \ge 0x4400) && (cache_temp \le 0x4500))
                  pentiumxeon_flag = 1;
         cache_temp = cache_ebx & 0xFF000000;
         if (cache_temp == 0x40000000)
                   celeron_flag = 1;
         if ((cache_temp \geq 0x44000000) && (cache_temp \leq 0x45000000))
                   pentiumxeon_flag = 1;
         cache_temp = cache_ebx & 0xFF0000;
         if (cache_temp == 0x400000)
                  celeron_flag = 1;
         if ((cache_temp \ge 0x440000) && (cache_temp \le 0x450000))
                  pentiumxeon_flag = 1;
         cache_temp = cache_ebx & 0xFF00;
         if (cache\_temp == 0x4000)
                  celeron_flag = 1;
         if ((cache_temp >= 0x4400) && (cache_temp <= 0x4500))
                  pentiumxeon_flag = 1;
         cache_temp = cache_ebx & 0xFF;
         if (cache\_temp == 0x40)
                  celeron_flag = 1;
         if ((cache_temp \geq= 0x44) && (cache_temp \leq= 0x45))
```



```
cache_temp = cache_ecx & 0xFF000000;
                                     if (cache_temp == 0x40000000)
                                              celeron_flag = 1;
                                     if ((cache\_temp >= 0x44000000) && (cache\_temp <= 0x45000000))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_ecx & 0xFF0000;
                                     if (cache_temp == 0x400000)
                                              celeron_flag = 1;
                                     if ((cache_temp \ge 0x440000) && (cache_temp \le 0x450000))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_ecx & 0xFF00;
                                     if (cache_temp == 0x4000)
                                              celeron_flag = 1;
                                     if ((cache_temp \geq 0x4400) && (cache_temp \leq 0x4500))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_ecx & 0xFF;
                                     if (cache\_temp == 0x40)
                                              celeron_flag = 1;
                                     if ((cache_temp >= 0x44) && (cache_temp <= 0x45))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_edx & 0xFF000000;
                                     if (cache_temp == 0x40000000)
                                              celeron_flag = 1;
                                     if ((cache\_temp >= 0x44000000) && (cache\_temp <= 0x45000000))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_edx & 0xFF0000;
                                     if (cache_temp == 0x400000)
                                              celeron_flag = 1;
                                     if ((cache_temp \geq 0x440000) && (cache_temp \leq 0x450000))
                                              pentiumxeon_flag = 1;
                                     cache_temp = cache_edx & 0xFF00;
                                     if (cache_temp == 0x4000)
                                              celeron_flag = 1;
                                     if ((cache_temp \geq 0x4400) && (cache_temp \leq 0x4500))
                                               pentiumxeon_flag = 1;
                                     cache_temp = cache_edx & 0xFF;
                                     if (cache_temp == 0x40)
                                              celeron_flag = 1;
                                     if ((cache_temp >= 0x44) && (cache_temp <= 0x45))
                                              pentiumxeon_flag = 1;
                                     if (celeron_flag == 1)
                                              printf(" Genuine Intel Celeron(R) processor, model 5");
                                     else
                                              if (pentium xeon_flag == 1) {
                                                        if (((cpu\_signature >> 4) \& 0x0f) == 5)
                                                                 printf(" Genuine Intel Pentium(R) II Xeon(TM)
processor");
                                                        else
                                                                  printf(" Genuine Intel Pentium(R) III Xeon(TM)
processor,");
```

pentium $xeon_flag = 1$;



```
printf(" model 7");
                   }
                   else {
                             if (((cpu\_signature >> 4) \& 0x0f) == 5) {
                                       printf(" Genuine Intel Pentium(R) II processor, model 5 ");
                                      printf("or Intel Pentium(R) II Xeon(TM) processor");
                             else {
                                       printf(" Genuine Intel Pentium(R) III processor, model 7");
                                       printf(" or Intel Pentium(R) III Xeon(TM) processor,");
                                       printf(" model 7");
                             }
                   }
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 6))
         printf(" Genuine Intel Celeron(R) processor, model 6");
else if ((features_ebx & 0xff) != 0) {
         while ((brand_index < brand_table_size) &&
                   ((features_ebx & 0xff) != brand_table[brand_index].brand_value))
                   brand_index++;
         if (brand_index < brand_table_size) {</pre>
                   if ((cpu_signature == 0x6B1) &&
                     (brand\_table[brand\_index].brand\_value == 0x3))
                             printf(" Genuine Intel(R) Celeron(R) processor");
                   else if ((cpu_signature < 0xF13) &&
                     (brand_table[brand_index].brand_value == 0x0B))
                             printf(" Genuine Intel(R) Xeon(TM) processor MP");
                   else if ((cpu_signature < 0xF13) &&
                      (brand\_table[brand\_index].brand\_value == 0x0E))
                             printf(" Genuine Intel(R) Xeon(TM) processor");
                   else
                             printf("%s", brand_table[brand_index].brand_string);
         else
                   printf("n unknown Genuine Intel processor");
}
else
         printf("n unknown Genuine Intel processor");
printf("\nProcessor Family: %X", cpu_type);
if (cpu\_type == 0xf)
         printf("\n Extended Family: %x",(cpu_signature>>20)&0xff);
printf("\nModel:
                       %X", (cpu_signature>>4)&0xf);
if (((cpu\_signature>>4) \& 0xf) == 0xf)
         printf("\n Extended Model: %x",(cpu_signature>>16)&0xf);
printf("\nStepping:
                       %X\n", cpu_signature&0xf);
if (cpu_signature & 0x1000)
         printf("\nThe processor is an OverDrive(R) processor");
else if (cpu_signature & 0x2000)
         printf("\nThe processor is the upgrade processor in a dual processor system");
if (features_edx & FPU_FLAG)
         printf("\nThe processor contains an on-chip FPU");
if (features_edx & VME_FLAG)
         printf("\nThe processor supports Virtual Mode Extensions");
if (features_edx & DE_FLAG)
         printf("\nThe processor supports the Debugging Extensions");
if (features_edx & PSE_FLAG)
         printf("\nThe processor supports Page Size Extensions");
if (features_edx & TSC_FLAG)
         printf("\nThe processor supports Time Stamp Counter");
if (features_edx & MSR_FLAG)
```



```
printf("\nThe processor supports Model Specific Registers");
                            if (features_edx & PAE_FLAG)
                                     printf("\nThe processor supports Physical Address Extension");
                            if (features_edx & MCE_FLAG)
                                     printf("\nThe processor supports Machine Check Exceptions");
                            if (features_edx & CX8_FLAG)
                                     printf("\nThe processor supports the CMPXCHG8B instruction");
                            if (features_edx & APIC_FLAG)
                                     printf("\nThe processor contains an on-chip APIC");
                            if (features_edx & SEP_FLAG) {
                                     if ((cpu_type == 6) && ((cpu_signature & 0xff) < 0x33))
                                              printf("\nThe processor does not support the Fast System Call");
                                     else
                                               printf("\nThe processor supports the Fast System Call");
                            if (features_edx & MTRR_FLAG)
                                     printf("\nThe processor supports the Memory Type Range Registers");
                            if (features_edx & PGE_FLAG)
                                     printf("\nThe processor supports Page Global Enable");
                            if (features_edx & MCA_FLAG)
                                     printf("\nThe processor supports the Machine Check Architecture");
                            if (features_edx & CMOV_FLAG)
                                     printf("\nThe processor supports the Conditional Move Instruction");
                            if (features_edx & PAT_FLAG)
                                     printf("\nThe processor supports the Page Attribute Table");
                            if (features_edx & PSE36_FLAG)
                                     printf("\nThe processor supports 36-bit Page Size Extension");
                            if (features_edx & PSNUM_FLAG)
                                     printf("\nThe processor supports the processor serial number");
                            if (features_edx & CLFLUSH_FLAG)
                                     printf("\nThe processor supports the CLFLUSH instruction");
                            if (features_edx & DTS_FLAG)
                                     printf("\nThe processor supports the Debug Trace Store feature");
                            if (features_edx & ACPI_FLAG)
                                     printf("\nThe processor supports ACPI registers in MSR space");
                            if (features_edx & MMX_FLAG)
                                     printf("\nThe processor supports Intel Architecture MMX(TM) technology");
                            if (features_edx & FXSR_FLAG)
                                     printf("\nThe processor supports the Fast floating point save and restore");
                            if (features_edx & SSE_FLAG)
                                     printf("\nThe processor supports the Streaming SIMD extensions to the Intel
Architecture");
                            if (features_edx & SSE2_FLAG)
                                     printf("\nThe processor supports the Streaming SIMD extensions 2 instructions");
                            if (features_edx & SS_FLAG)
                                     printf("\nThe processor supports Self-Snoop");
                            if ((features_edx & HTT_FLAG) &&
                              (((features\_ebx >> 16) \& 0x0FF) > 1))
                                     printf("\nThe processor supports Hyper-Threading Technology");
                            if (features_edx & TM_FLAG)
                                     printf("\nThe processor supports the Thermal Monitor");
                            if (features_edx & PBE_FLAG)
                                     printf("\n The processor supports Pending Break Event signaling");
                            if (features_ecx & EST_FLAG)
                                     printf("\n The processor supports Enhanced SpeedStep(TM) Technology ");
                            if (features_ecx & TM2_FLAG)
                                     printf("\nThe processor supports the Thermal Monitor 2");
                            if (features_ecx & CID_FLAG)
                                     printf("\nThe processor supports L1 Data Cache Context ID");
                  else {
```



```
printf("t least an 80486 processor. ");
    printf("\nIt does not contain a Genuine Intel part and as a result, the ");
    printf("\nCPUID detection information cannot be determined at this time.");
}
printf("\n");
return(0);
}
```



Example 4. Instruction Extension Detection Using Exception Handlers

```
// FILENAME: FEATURES.CPP
// Copyright (c) Intel Corporation 2000-2003
// This program has been developed by Intel Corporation. Intel has
// various intellectual property rights which it may assert under
// certain circumstances, such as if another manufacturer's
// processor mis-identifies itself as being "GenuineIntel" when
// the CPUID instruction is executed.
// Intel specifically disclaims all warranties, express or implied,
// and all liability, including consequential and other indirect
// damages, for the use of this program, including liability for
// infringement of any proprietary rights, and including the
// warranties of merchantability and fitness for a particular
// purpose. Intel does not assume any responsibility for any
// errors which may appear in this program nor any responsibility
// to update it.
#include "stdio.h"
#include "string.h"
#include "excpt.h"
         // The follow code sample demonstrate using exception handlers to identify available IA-32 features,
         // The sample code Identifies IA-32 features such as support for Streaming SIMD Extensions 2
         // (SSE2), support for Streaming SIMD Extensions (SSE), support for MMX (TM) instructions.
         // This technique can be used safely to determined IA-32 features and provide
         // forward compatibility to run optimally on future IA-32 processors.
         // Please note that the technique of trapping invalid opcodes is not suitable
         // for identifying the processor family and model.
int main(int argc, char* argv[])
         char sSupportSSE2[80]="Don't know";
         char sSupportSSE[80]="Don't know";
         char sSupportMMX[80]="Don't know";
         // To identify whether SSE2, SSE, or MMX instructions are supported on an x86 compatible
         // processor in a fashion that will be compatible to future IA-32 processors,
         // The following tests are performed in sequence: (This sample code will assume cpuid
                                       instruction is supported by the target processor.)
         // 1. Test whether target processor is a Genuine Intel processor, if yes
         // 2. Test if executing an SSE2 instruction would cause an exception, if no exception occurs,
                                       SSE2 is supported; if exception occurs,
         // 3. Test if executing an SSE instruction would cause an exception, if no exception occurs,
                                       SSE is supported; if exception occurs,
         // 4. Test if executing an MMX instruction would cause an exception, if no exception occurs,
                                        MMX instruction is supported,
         //
         //
                                       if exception occurs, MMX instruction is not supported by this processor.
         // For clarity, the following stub function "IsGenuineIntelProcessor()" is not shown in this example,
         // The function "IsGenuineIntelProcessor()" can be adapted from the sample code implementation of
         // the assembly procedure "_get_cpu_type". The purpose of this stub function is to examine
         // whether the Vendor ID string, which is returned when executing
         // cpuid instruction with EAX = 0, indicates the processor is a genuine Intel processor.
         if (IsGenuineIntelProcessor())
         {
                   // First, execute an SSE2 instruction to see whether an exception occurs
```



```
_try
                        __asm {
                                                                 // this is an instruction available in SSE2
                                paddq xmm1, xmm2
                        strcpy(&sSupportSSE2[0], "Yes");
                                                                 // No exception executing an SSE2 instruction
                  _except( EXCEPTION_EXECUTE_HANDLER ) // SSE2 exception handler
                        // exception occurred when executing an SSE2 instruction
                        strcpy(&sSupportSSE2[0], "No");
                // Second, execute an SSE instruction to see whether an exception occurs
                        __asm {
                                orps xmm1, xmm2
                                                                 // this is an instruction available in SSE
                        strcpy(&sSupportSSE[0], "Yes");
                                                                 // no exception executing an SSE instruction
                  _except( EXCEPTION_EXECUTE_HANDLER )
                                                                 // SSE exception handler
                        // exception occurred when executing an SSE instruction
                        strcpy(&sSupportSSE[0], "No");
                // Third, execute an MMX instruction to see whether an exception occurs
                         _asm {
                                emms
                                                                 // this is an instruction available in MMX
technology
                        strcpy(&sSupportMMX[0], "Yes");
                                                                 // no exception executing an MMX instruction
                  _except( EXCEPTION_EXECUTE_HANDLER )
                                                                 // MMX exception handler
                        // exception occurred when executing an MMX instruction
                        strcpy(&sSupportMMX[0], "No");
                }
        }
        printf("This Processor supports the following instruction extensions: \n");
        return 0;
}
```



Example 5. Detecting Denormals-Are-Zero Support

Filename: DAZDTECT.ASM

Copyright (c) Intel Corporation 2001-2003

This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed.

Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it.

This example assumes the system has booted DOS. This program runs in Real mode.

This program was assembled using MASM 6.14.8444.

This program performs the following 8 steps to determine if the processor supports the SSE/SSE2 DAZ mode.

- ; Step 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- ; Step 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- ; Step 3. Ensure that the FXSR feature flag (EDX bit 24) is set.
 ; This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- ; Step 4. Ensure that the XMM feature flag (EDX bit 25) or the EMM feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- ; Step 5. Zero a 16-byte aligned, 512-byte area of memory.
 ; This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- ; Step 6. Execute an FXSAVE into the cleared area.
- ; Step 7. Bytes 28-31 of the FXSAVE image are defined to contain the ; MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK is 0xFFBF, otherwise MXCSR_MASK is the value of this dword.
- ; Step 8. If bit 6 of the MXCSR_MASK is set, then DAZ is supported.

.DOSSEG



```
.MODEL small, c
.STACK
```

; Data segment

.DATA

buffer	DB	512+16 DUP (0)
not_intel noSSEorSSE2 no_FXSAVE daz_mask_clear no_daz supports_daz	DB DB DB DB DB	"This is not an Genuine Intel processor.", 0Dh, 0Ah, "\$" "Neither SSE or SSE2 extensions are supported.", 0Dh, 0Ah, "\$" "FXSAVE not supported.", 0Dh, 0Ah, "\$" "DAZ bit in MXCSR_MASK is zero (clear).", 0Dh, 0Ah, "\$" "DAZ mode not supported.", 0Dh, 0Ah, "\$" "DAZ mode supported.", 0Dh, 0Ah, "\$"

; Code segment

.CODE .686p .XMM

dazdtect PROC NEAR

mov

startup ; Allow assembler to create code that ; initializes stack and data segment ; registers

eax, 0

; Step 1.

;Verify Genuine Intel processor by checking CPUID generated vendor ID

cpuid ; Compare first 4 letters of Vendor ID ebx, 'uneG' cmp notIntelprocessor ; Jump if not Genuine Intel processor ine edx, 'Ieni' ; Compare next 4 letters of Vendor ID cmp jne notIntelprocessor ; Jump if not Genuine Intel processor ecx, 'letn' ; Compare last 4 letters of Vendor ID cmp not Intel processor; Jump if not Genuine Intel processor jne

; Step 2, 3, and 4

mov

; Get CPU feature flags

; Verify FXSAVE and either SSE or

; SSE2 are supported

eax, 1

cpuid bt edx, 24t ; Feature Flags Bit 24 is FXSAVE support jnc noFxsave ; jump if FXSAVE not supported ; Feature Flags Bit 25 is SSE support bt edx, 25t ; jump if SSE is not supported sse_or_sse2_supported jc ; Feature Flags Bit 26 is SSE2 support bt edx, 26t ; jump if SSE2 is not supported jnc no_sse_sse2



sse_or_sse2_supported:

and

; FXSAVE requires a 16-byte aligned ; buffer so get offset into buffer

bx, OFFSET buffer mov

; Get offset of the buffer into bx bx, 0FFF0h

bx, 16t add ; DI is aligned at 16-byte boundary

; Step 5.

; Clear the buffer that will be ; used for FXSAVE data

push ds pop mov di, bx xor ax, ax cx, 512/2 mov cld

rep

; Fill at FXSAVE buffer with zeroes stosw

; Step 6.

fxsave [bx]

; Step 7.

mov eax, DWORD PTR [bx][28t]; Get MXCSR_MASK ; Check for valid mask eax, 0 cmp

check_mxcsr_mask jne

eax, 0FFBFh ; Force use of default MXCSR_MASK mov

check_mxcsr_mask:

; EAX contains MXCSR_MASK from FXSAVE buffer or default mask

; Step 8.

; MXCSR_MASK Bit 6 is DAZ support bt eax, 6t

jc supported ; Jump if DAZ supported

dx, OFFSET daz_mask_clear mov

jmp notSupported

supported:

dx, OFFSET supports_daz mov ; Indicate DAZ is supported.

print jmp

notIntelProcessor:

dx, OFFSET not_intel ; Assume not an Intel processor mov

print jmp

no_sse_sse2:

dx, OFFSET noSSEorSSE2 ; Setup error message assuming no SSE/SSE2

notSupported jmp

noFxsave:

dx, OFFSET no_FXSAVE mov

notSupported:

ah, 09h ; Execute DOS print string function mov



int 21h

 $mov \hspace{1.5cm} dx, OFFSET \hspace{1mm} no_daz$

print:

mov ah, 09h int 21h

; Execute DOS print string function

exit:

.exit ; Allow assembler to generate code

; that returns control to DOS

ret

dazdtect ENDP

END



Example 6. Frequency Calculation

Filename: FREQUENC.ASM

Copyright (c) Intel Corporation 2001-2003

This program has been developed by Intel Corporation. Intel has various intellectual property rights which it may assert under certain circumstances, such as if another manufacturer's processor mis-identifies itself as being "GenuineIntel" when the CPUID instruction is executed.

Intel specifically disclaims all warranties, express or implied, and all liability, including consequential and other indirect damages, for the use of this program, including liability for infringement of any proprietary rights, and including the warranties of merchantability and fitness for a particular purpose. Intel does not assume any responsibility for any errors which may appear in this program nor any responsibility to update it.

This example assumes the system has booted DOS. This program runs in Real mode.

This program was assembled using MASM 6.14.8444 and tested on a system with a Pentium(r) II processor, a system with a Pentium(r) 4 processor, a system with a Pentium(r) 4 processor, B2 stepping, and a system with a Pentium(r) 4 processor, C1 stepping.

This program performs the following 8 steps to determine the actual processor frequency.

- ; Step 1. Execute the CPUID instruction with an input value of EAX=0; and ensure the vendor-ID string returned is "GenuineIntel".
- ; Step 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.
- ; Step 3. Ensure that the TSC feature flag (EDX bit 4) is set. This indicates the processor supports the Time Stamp Counter and RDTSC instruction.
- ; Step 4. Read the TSC at the beginning of the reference period
- ; Step 5. Read the TSC at the end of the reference period.
- ; Step 6. Compute the TSC delta from the beginning and ending of the reference period.
- ; Step 7. Compute the actual frequency by dividing the TSC delta by the reference period.

.DOSSEG .MODEL small, pascal .STACK ;4096

wordToDec PROTO NEAR PASCAL decAddr:WORD, hexData:WORD

;-----

; Macro printst

This macro is used to print a string passed as an input parameter and a word value immediately after the string.



```
The string is delared in the data segment routine during
         assembly time. The word is converted to dec ascii and
         printed after the string.
; Input: stringData = string to be printed.
         wordData = word to be converted to dec ascii and printed
; Destroys: None
; Output: None
; Assumes: Stack is available
printst MACRO
                  stringdata, hexWord
         local
                  stringlabel, decData
         .data
stringlabel
                  DB
                           stringdata
decData
                  DB
                           5 dup (0)
                           0dh, 0ah, '$'
                  DB
         .code
         pushf
         pusha
         ; Convert the word ino hex ascii and store in the string
         invoke wordToDec, offset decData, hexWord
                  dx, offset stringlabel
                                                       ; Setup string to be printed
         mov
                  ah, 09h
         mov
                                                       ; Execute DOS print function
                  21h
         int
         popa
         popf
ENDM
SEG_BIOS_DATA_AREA EQU
                                     40h
OFFSET_TICK_COUNT
                           EQU
                                     6ch
INTERVAL_IN_TICKS
                           EQU
                                    91
; Data segment
         .DATA
; Code segment
         .CODE
         .686p
cpufreq PROC NEAR
         local
                  tscLoDword:DWORD, \
                  tscHiDword:DWORD, \
                  mhz:WORD,\
                  Nearest 66 Mhz: WORD, \\ \\ \\
```



Nearest50Mhz:WORD,\delta66Mhz:WORD

```
.startup
                                                         ; Allow assembler to create code that
                                                         ; initializes stack and data segment
                                                         ; registers
; Step 1.
         ;Verify Genuine Intel processor by checking CPUID generated vendor ID
         mov
                  eax, 0
         cpuid
         cmp
                  ebx, 'uneG'
                                                         ; Check VendorID = GenuineIntel
         jne
                  exit
                                                         ; Jump if not Genuine Intel processor
                  edx, 'Ieni'
         cmp
                  exit
         jne
         cmp
                  ecx, 'letn'
         jne
                  exit
; Step 2 and 3
         ; Get CPU feature flags
         ; Verify TSC is supported
                  eax, 1
         mov
         cpuid
         bt
                  edx, 4t
                                                         ; Flags Bit 4 is TSC support
                  exit
                                                         ; jump if TSC not supported
         jnc
         push
                  SEG_BIOS_DATA_AREA
         pop
                   si, OFFSET_TICK_COUNT
                                                         ; The BIOS tick count updateds
         mov
         mov
                  ebx, DWORD PTR es:[si]
                                                         ; \sim 18.2 times per second.
wait_for_new_tick:
                   ebx, DWORD PTR es:[si]
         cmp
                                                         ; Wait for tick count change
         je
                   wait_for_new_tick
; Step 4
         ; **Timed interval starts**
         ; Read CPU time stamp
                                                         ; Read and save TSC immediately
         rdtsc
                   tscLoDword, eax
                                                         ; after a tick
         mov
                  tscHiDword, edx
         mov
         add
                  ebx, INTERVAL_IN_TICKS + 1
                                                         ; Set time delay value ticks.
wait_for_elapsed_ticks:
                   ebx, DWORD PTR es:[si]
                                                         ; Have we hit the delay?
         cmp
         jne
                   wait_for_elapsed_ticks
; Step 5
         ; **Time interval ends**
         ; Read CPU time stamp immediatly after tick delay reached.
         rdtsc
```



```
; Step 6
                   eax, tscLoDword
                                                         ; Calculate TSC delta from
         sbb
                   edx, tscHiDword
                                                         ; beginning to end of interval
; Step 7
         ; 54945 = (1 / 18.2) * 1,000,000 This adjusts for MHz.
         ; 54945*INTERVAL_IN_TICKS adjusts for number of ticks in interval
         mov
                   ebx, 54945*INTERVAL_IN_TICKS
         div
                   ebx
         ; ax contains measured speed in MHz
                   mhz, ax
         ; Find nearest full/half multiple of 66/133 MHz
                   dx, dx
         xor
         mov
                   ax, mhz
                   bx, 3t
         mov
                   bx
         mul
                   ax, 100t
         add
         mov
                   bx, 200t
         div
                   bx
                   bx
         mul
                   dx, dx
         xor
         mov
                   bx, 3
         div
                   bx
         ; ax contains nearest full/half multiple of 66/100 MHz
                   Nearest66Mhz, ax
         mov
                   ax, mhz
         sub
                   delta66
         jge
                   ax
                                                         ; ax = abs(ax)
         neg
delta66:
         ; ax contains delta between actual and nearest 66/133 multiple
                   Delta66Mhz, ax
         ; Find nearest full/half multiple of 100 MHz
                   dx, dx
         xor
                   ax, mhz
         mov
         add
                   ax, 25t
                   bx, 50t
         mov
                   bx
         div
         mul
         ; ax contains nearest full/half multiple of 100 MHz
         mov
                   Nearest50Mhz, ax
         sub
                   ax, mhz
         jge
                   delta50
                                                         ; ax = abs(ax)
         neg
                   ax
delta50:
         ; ax contains delta between actual and nearest 50/100 MHz multiple
                   bx, Nearest50Mhz
         mov
                   ax, Delta66Mhz
         cmp
```



```
useNearest50Mhz
                  bx, Nearest66Mhz
         mov
         ; Correction for 666 MHz (should be reported as 667 MHZ)
                  bx, 666
                  correct666
         jne
                  bx
         inc
correct666:
useNearest50MHz:
         ; bx contains nearest full/half multiple of 66/100/133 \text{ MHz}
         printst "Reported MHz = \sim", bx
         printst "Measured MHz = ", mhz
                                                        ; print decimal value
exit:
                                                         ; returns control to DOS
         .exit
         ret
cpufreq ENDP
; Procedure
                  wordToDec
         This routine will convert a word value into a 5 byte decimal
         ascii string.
; Input: decAddr = address to 5 byte location for converted string
                       (near address assumes DS as segment)
         hexData = word value to be converted to hex ascii
; Destroys: ax, bx, cx
; Output:
                  5 byte converted hex string
; Assumes:
                  Stack is available
wordToDec PROC NEAR PUBLIC uses es,
                  decAddr:WORD, hexData:WORD
         pusha
         mov
                   di, decAddr
                   @data
         push
                                                         ; ES:DI -> 5-byte converted string
         pop
                  es
         mov
                  ax, hexData
                  dx, dx
         xor
                  bx, 10000t
         mov
         div
                  bx
         add
                  ax, 30h
         stosb
                  ax, dx
         mov
                  dx, dx
         xor
                  bx, 1000t
         mov
         div
                  bx
         add
                  ax, 30h
         stosb
```



mov ax, dx dx, dx bx, 100t xor mov div bx add ax, 30h stosb mov ax, dx xor dx, dx mov bx, 10t div bx ax, 30h add stosb mov ax, dx ax, 30h add stosb pop a ret word To Dec**ENDP** END