{"payload":{"header_redesign_enabled":false,"results":[{"id":"397233167","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"sidhantp1906/4-bit-first-divider","hl_trunc_description":"4 bit divider design using first divider algorithm","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":397233167,"name":"4-bit-first-divider","owner_id":60102705,"owner_login":"sidhantp1906","updated_at":"2021-08-17T11:50:32.936Z","has_issues":true}},"sponsorable":false,"topics":["verilog","divider","digitaldesign","rtldesign"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asidhantp1906%252F4-bit-first-divider%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/sidhantp1906/4-bit-first-divider/star":{"post":"vs0V2f2vuZ2tPnMFNUElmhE6aQnR83miQYtEpojJTcxVziChFomYhhwVAo27bW0v5q5VWgWi-r-iFlDgUONQRA"},"/sidhantp1906/4-bit-first-divider/unstar":{"post":"1wmqPTK88MvpgwiTdxK_dNsoP_tyEsV92089T3bQAfdzmI0GiF-g-Th5cEpitjssizMl8hewVsKvAM9EfVE1Xg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"jCM8evITliJNZ4OXmYqznzWPFxYz6DrMep4juO2bCdo4Q3lZgBCN2XdzCOuyyB0s-hPyB5aEv0-yZlsYlsfrDQ"}}},"title":"Repository search results"}