

Sidhant Priyadarshi Student

sidhant1922@gmail.com

9560121498

Hubli

linkedin.com/in/sidhant-priyadarshi-028612185 in

github.com/sidhantp1906

Computer architecture and digital design enthusiast, ability to perform with team. I love designing digital systems using Verilog HDL. I will love to work as a DIGITAL DESIGNER

EDUCATION

KLE Technological University

07/2019 - 07/2023

Courses

 Electronics And Communication Engineering

PUC

Mother Khazani Convent School

05/2017 - 05/2019

Courses

Physics, Chemistry, Maths

PERSONAL PROJECTS

RISCV-RV32I (06/2021 - 07/2021)

- I have designed 5-stage pipelined RV32I core for few of the instructions using Verilog HDL
- First stage is fetching data from code memory, Second is decoding, Third is executing the instructions, Fourth is loading and storing, Fifth stage it is writing back the output in desired register location
- https://github.com/sidhantp1906/RV32I

GUESS GAME (07/2021 - 07/2021)

- Designed a simple guessing game using Python3. 7
- In which it will be generating a random number and user have to guess the number if it is guessed in first attempt it will print lucky else it will count the number of steps taken to guess correct output
- https://github.com/sidhantp1906/guess-game-using-python

32-BIT CSD multiplier (05/2021 - 06/2021)

- Designed and implemented a CSD multiplier using Verilog HDL
- First I converted binary multiplier into its CSD representation and using booth algorithm I performed multiplication operation
- https://github.com/sidhantp1906/csd-multiplier-using-booth-technique

VOLUNTEER EXPERIENCE

OFFICE BEARER

KLE Technological University

06/2021 - Present

Tasks

- Organising academic events for ECE branch
- We have organised workshops on Python, MATLAB and quizes on pre-placement
- Improvement of academic skills within us and students

SKILLS AND TOOLS



COURSES/ CERTIFICATES

VLSI CAD PART 1: LOGIC (06/2020 - 07/2020)

Basics about digital logic design offered by coursera

VLSI CAD PART 2: LAYOUT (07/2020 - 07/2020)

Algorithms and Basics of backend ASIC design flow by соигѕега

VLSI SOC's DESIGN USING VERILOG HDL (06/2021 - 07/2021)

Designing of digital system using Verilog HDL by MAVEN SILICON

eSIM-MARATHON FINALIST (05/2021 - 07/2021)

circuit design and simulation by FOSSEE-IIT BOMBAY

LANGUAGES

HINDI

Full Professional Proficiency

Professional Working Proficiency

AREAS OF INTERESTS

Digital Design(FRONTEND)		RTL Design
RISC Assembly	MIPS32	Logic Design
SOC Design		