

A Novel Approach to Sparse Matrix Factorization using Unroll & Re-association

Supervisor: Dr Nachiket Kapre

School of Computer Engineering, Nanyang Technological University

ntroduction

attempt to parallelize the front- solve algorithm found in the LU decomposition method. The front-solve is a major computational bottleneck in the KLU sparse matrix factorization algorithm, which can be found in applications such as SPICE, an EDA tool for designing and testing hardware. We have developed a Sparse matrix factorization is a common engineering problem that is often a computational bottleneck in many scientific applications. In this project, we explore techniques such as unrolling and re-association in an operations using the novel technique, which are then used to benchmark the improvements in performance preliminary sparse matrix pre- processor software model in Java to generate compute graphs of matrix solve over the existing methods.

The aim of unrolling is to remove any data dependencies between each row solve for a Ly = b solve (frontsolve). Figure 1 below an example of a small 4x4 dense lower-triangular matrix equation, and Equations 1 below show how we would solve this example by applying the unrolling technique

Figure 1: 4x4 dense lower-triangular matrix equation

$$\begin{aligned} y_1 &= b_1 \\ y_2 &= b_2 - L_{21}b_1 \\ y_3 &= b_3 - L_{31}b_1 + L_{32}L_{21}b_1 - L_{32}b_2 \\ y_4 &= b_4 - L_{41}b_1 + L_{42}L_{21}b_1 + L_{43}L_{31}b_1 - L_{43}L_{32}L_{21}b_1 + L_{43}L_{32}b_2 - L_{42}b_2 - L_{43}b_3 \end{aligned}$$

Equations 1: Solving Figure 1 example with unrolling

computations in the form of multiply chains. These multiply chains have to be added together and in urn result in long add chains. To reduce the critical compute latency, we can perform re-association on the compute chain to transform it into an efficient binary tree structure. This has the rom an order of O(N) to O(log N). This is especially beneficial for long chains, which is where we would observe greatest savings in association can be done on a simple 4 input sotential to reduce the critical compute latency 2 shows how introduce many Figure We compute latency. multiply chain.




Figure 2: Re-associating 4-input multiply chain to save 1 compute cycle latency

Acknowledgements

would like to thank Dr. Nachiket Kapre for his patience and guidance on this project.

1. Nachiket Kapre, SPICE² A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator. California Institute of

Preliminary Results


Performing a full unroll on a large such that an unachievable amount of with the added workload. Hence, it was benchmark matrix is undesirable, as we discovered from our experiments. The advisable to control the depth of our unroll such that the increase in the number of extra computations that must be carried out is significantly increased parallelism would be required to cope number of computations is not too large.


$$\begin{aligned} y_1 &= b_1 \\ y_2 &= b_2 - L_{21}b_1 \\ y_3 &= b_3 - L_{32}\mathbf{y}_2 - L_{31}\mathbf{y}_1 \\ y_4 &= b_4 - L_{43}b_3 + L_{43}L_{32}\mathbf{y}_2 + L_{43}L_{31}\mathbf{y}_1 - L_{42}\mathbf{y}_2 - L_{41}\mathbf{y}_1 \end{aligned}$$

Equation 2: Performing a depth unroll of two on Figure 1 Example. The variables in red highlight the data dependencies in these row solve operations.










Figures 3(a)-(c): # of nodes as depth of unroll is varied from 2-8 (a) Bomhof1, (b) Bomhof2, (c) Simucad_ram2k

Figures 3(a)-(c) above show the increase in the number of compute



tree kernel architecture, with pipelined Figure 4: A 4-to-1 multiply reduction

benchmarks. Bomhof1 is the smallest benchmark in terms of the nodes as we increase the depth of the unroll for 3 different Due to the significant increase in the parallelism requirements after input matrix size, while Simucad ram2k is the largest. Hardware Design

the demands due to the communicate latency penalty between processing elements. Hence, a new pipelined-input reduction tree architecture is chosen to handle the parallelism requirements. Figure unrolling, we discover that a packet switch network is unable to meet 4 shows an example of an 4-input multiply reduction tree.

FPGAs. The Maxeler IDE allows us to describe hardware kernels with ease using a high-level language like

Maxeler Technologies

Maxeler systems is an application accelerator hardware solution that exploits the parallelism potential offered by

world benchmark examples. In the future, we aim to develop a simulated performance model to estimate the performance specifications and eventually develop hardware circuits on the Maxeler systems to measure actual We have conducted preliminary experiments and determined the computational challenges that we face with real-Java, while the hardware synthesis, place & route and optimizations are handled by the compiler. We would be developing a hardware solution on the Maxeler systems to measure actual speedups. Conclusion