

Assignment – 1

	ASSIGNMENT-1 NEW INDIA PAGE NO.: DATE 1
1)	Of 8085 microprocessor and explain working of each block of 8085 in brief.
7	8085 consists of the following functional units.
•	→ Accumulator! It is an 8-bit resister used to perform on thometic logical, I/o & lead 15TORF of erations. It is connected to internal data bus & ALU. Resultof oleration is stored in Accumulator.
	As the nume suspests, It fee forms asithmetic and logical ofesations like Addition, subtraction, AND, OR etc. on 8-bit data.
q.	These core 6 general Purpose registers in 8085 Processor, i.e. B.C.D. F. H. Fl. Each resisters can hold B-sit duta. These registers can work in Pair to
-	hold 16-bit duta and their Paising Combination is like B-C, D-E&H-L.
	=> P8038am countes! It is all-bit register used to store the memory address location of the next instruction to be executed. Microprocessor increments the Bogram
	the program counter points to the memory address of the next instruction that is going tobe executed.



	PAGE NO.: DATE
	=> stack Pointer: It is also a 16-bit sesister conorks like stack, which is always in Germented/ decremented by 2 during fush & pop plesations.
	Temposusy segisters. This am 8-bit segisters, cohich holds the temposusy data of asithmetic and logical operations.
	Flag sesisted! It is an 8-bit sesisted having 1-bit fire-flaps, which holds either 0 of 1 defending Upon the sesurt stored in the accumulated. sign (5): get (1) if 7th bit of result is 1; else (0)
	2000(2): Set (2) if specif is zero', else (0). Auxiliary (using AE): get (2) if (using bit is generated by 33d Lit & Passed to bit lim bit. Pasity (2): Set (2) if sesurt hus even no of 1's f Reset (0) If sesurt hus odd no of 1's
	else (0).
-	The struction resister and decodes! It is an 8-bit resister, when an instruction is fetched from memory then it is stored in the instruction resister. Instruction decoder decoder the information present in the instruction resister.
	The firming and control signals, which control externor




	PAGE NO.: DATE
3	exherens address bus carries the location to where it should be stored and it is imidirectional. It is used to Isunsfer the date of Address IIO devices. asoul of 16 imidirectional lines generally identified as Ao to Als. Le. bits flow from microprocessor to peripheral devices 16 address times are calable of addressing 65536 memory locations, so, 8085 has also memory locations.
	Data bus: Natur bus Curries the Lata to be stored. It is bidirectional. Grouf of & pines Identified as Do to DA: & data lines enable microprocessor to manifulate Lata ronging from out to FFH (2°=256 numbers). Larsest number affects on data bus is 1111 1111 => (255) 10. As Data bus isofq-bit, 6085 is known as q-bit microprocessor.
2	multiplexes: A multiplexes Pulls out the signt group of sits defending on the instruction.

	PAGE NO.: DATE
(2)	List and explain soss addressing modes with
->	1) Immediate 2) Disect 3) Resistes Addressins
•	4) Indisect 4) Implicit
	Jammediate Addressing mode: → In this mode, the 8/16-bit duta is specified in the instruction itself as one of its a persond. → EX MVI B,20H LXI D. 103UH
92	2) Disect Addressing Mode: To this tyle of addressing mode, the 808 16-bit memory address is directly provided with the instruction. The statement of the solution of the solution of the solution. The statement of the solution of the so
_	3) Register Addressing mode: This tyle of addressing mode specifies Register of register pair that contains data. MOV A, B ADD B

PAGE NO.: DATE
4) Indisect addressing mode! To this tyle of addressing mode, 16-bit memozy address is indisectly provided with the instruction using a sesisted pais. DEX [DAX D: A + M[DE] STAX D: A ->M[DE]
5) Implicit/Implied Addressing mode: This mode doesn't setuise any plesand: the dotais specified by the alrode isself CMP CMP
The grippels on real to Identity to the series of the seri
THE PRINTER STATE OF THE PARTY AND THE PARTY
The late has 12 bear and the state of the same

100	
	PAGE NO.: DATE
3)	Diece and explain the pin diagram of 8085 milosprocessos.
>>	The pins of an 8085 miczoProcessor can be classified into seven groups-
->	Address bus:
	A15-As are bunidirectional and used to comy
	the most significant 8-bits of memory/IO
	address (pm 28-21).
->	Data bus: pin(19-12)
	ADT- ADD, it can cassies the least significant
	8-bit (low-order address) address and dutabas.
	The low-order address bus can be separate
	+ som these signals by using a latch (ALE)
->	control and status signals:
	These signals are used to identify the nature
	of ofesation. There are 3 control sisnal and 3
	status sismais
-	1. RD + This signal indicates that the selected
	TO 03 mimosy device is to be read and is
	data bus (Pin-32)
	0010 845(117-32)
	2. Will 4 This signal indicates that the data on
	the data bus is to be asitten into a selected
	memory or To location (Pin-32).



					PAGE NO.: DATE	74
					8	
	3. ALF	23 (B.	125,65 1	atch Frankle)	THIS a Posi	tive
	gain	9 Pul	se gen	seited ruber	a new ofe	Button
	is	stast	ed by	the mics	ofno resson. cer	ben the
	Pulse	300	s high	, It Indice	utes address (ALE + 4
	then	Add	3165 b	us). when	the pulse got	es down,
	- it	indic	cites	dutal ALE + C	of them perta bus) (em-30).
	-1 -	-1.1	- 1-	. 7.1.0	0 04	
0	hace	Status	Signals	are Jo/M .	50431	
	1. 30/	5 4	This s	signal is used	to differenti	ate
				mimozzole		
	65.33	_		on Then Iv		4900
	- Barrier	70/	m = do	ow Then me	mory	1800
	Faces	100	3 200			
					custent ofthe	ition
	Thirte	(P	in 30 f	29)	that damested	the .
	10000	5,	5.	La maria de la companione de la companio	ACCUPATION AND ADDRESS OF THE PARTY OF THE P	retrong (
	10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	1,17	THE STATE OF THE S	- 60
-20	1.2	0	1	WRITE	on the authorized	
-6-	DEATH	1	0	Read	a laboration of the second	2
	time .	1	1	OPCODE FETC	ч	Table to be
	300, 12		11-2 70	(STORE TELL		
->	clock	signal	61	In scriptly as	Indicates 10	1.200
				PC, LC HIW) is	connected at	these
					frequency of 7	
	clock					TI SECTION !
-	CLH COUT)- (sed as	the ofera	te system ela	och for
					microProcesson	To all the same
	PARTY PARTY	ATO !	Sille !	Arta Plante	for Delication	11/2/12
	Person 1	5 127	Sed Jose	La College	labor actions	
	1000					

	PAGE NO.: DATE
<i>→</i>	Intersupts of externally initiated signals.
	INTESSUPE ase the signals generated by external devices to sequest the microprocessor to perform a task.
9	INTA (outfut) - It is an interrult alknowledgmentsissel INTA (Thut) - Interrult Request It is used for seneral purpose interrult.
- 69	RESET IN - This seset the microPro cessor by setting the program counter to zero.
	PRESET OUT - this signal is used to seset the
-	RST I-5, RET 6.5, RST 5.5 (Forly) - Restart Intersults These are vector in terrults that transfer the Program control to specific memory locations all have higher Prior (ties than INTR intersult
7	TRAP (InPut): This is a non-must able intersult of has the highest priority. READY: Indicates the devices sendy to send of secieve
	the use of the address and data bases. HIDA: (HOLD Acknowledge): It indicates that the CPU has seleived the HOLD Sequest and it will
	son (social output dute invol- The output son is set/ se set as specified by The SIM instruction.
	sine is loaded into accumulated a home ves Azm instruction is executed.


12

Ve	2 Supply	0, +51	supply	al
Vss	-> Pin 20	o, Chrown	nd	
Conts	ol & stat	46!		many de la Third
	TO/M	RD	VR	oferation
4-1-1-	0	0	0	HLT
4	0	0	1	MEMR
2,14	0	(0	MEMW
2000	0	1	710	olcode Fetch
1-95-	1	0	0	HIT
Reports	1	0	1	TOR
	1	1	0	IOW
		5 Progr	l sammin'	Mop model and Flas
Expla	ain 808	5 Progr	nammin's	01.0
	sin 808	set a sit	97 63	model and Flas
	Stes. Accum	mylatos A (8	97 63	Flag Registes
	Accum	nylatos A (8)	97 63	model and Flas
	Stes. Accum	mylatos A (8 3 (8) D (8)	97 63	Flag Resistes (8)
	Stes. Accum	nylatos A (8 3 (8) D (8) H (8)		Flag Registes (8) E(8) L(8)
	Accum	mylotos A (8) B (8) H (8) Stack Pa	inter (SP)	Flag Registes C(8) E(8) L(8)
	Accum	13 (8) D (8) H (8) Stack Pa	inter (SP)	Flag Register C(8) E(8) L(8) (PC)(16)
	Accum	13 (8) D (8) H (8) Stack Pa	inter (SP)	Flag Registes (8) E(8) L(8) (PC) (16) Addsess Bus
	Accum	13 (8) D (8) H (8) Stack Pa	inter (SP)	Flag Register C(8) E(8) L(8) (PC)(16)
	Accume P	13 (8) D (8) H (8) Stack Pa	inter (SP)	Flag Registes (8) E(8) L(8) (PC) (16) Addsess Bus

PAGE NO.: DATE
3, c, D, F, H & L.
to perform 16 bit operations. Used to store or copy data using data copy
instructions. ⇒ Accumulatos
> 8- bit resister. Identified as A
Josical plesations.
→ Result of afesation is stored in Accumulator. → flas Resistes.
07 D6 D5 D4 D3 D2 D1 D6 5 Z X AC X P X CY
5(5ign flas): set; if 7th bit of result is 7; else o z(280 Flas): set; when sesult is zelo; else o
Ac(Auxiliany canny): set: when carry bit is general ted by 300 bit & Passed to bit with P(Poniny flas): set: if result has even no of 1's &
CY (custing Flas): set; if as ithmetic of escation sesures in commission of the cuise seset (0).
-> ALU has 5 flag Register that Set/ seset after an operation according to data conditions of the sesult in accomplated & Other Seristers.


	PAGE NO.: DATE
→	Helpful in decision matring process of microprocessor. Conditions are tested through software instructions
	Stack Pointes (SP): -used as memory pointes. -points to the memory location in R/w memory, called stack Besimming of stack is defined by locations a 16-bit address in the stack pointes.
→	1509sam (minter (PC): - microlocessor uses po sessister to sequence the execution of instructions. - Its function is to point to memory address from which next byte is to be fetched. - when a byte is being fetched, PC is incommented by I to point next memory (occilion.
5)	Describe the different tyles of instruction sets used in 8085.
7	An instruction of a computer is a command given to the computer to perform a specified of sation on given data in microprocessor, the instruction set is the collection of the instructions that the microprocess is designed to execute.
	Tristructions which are used to transfer the data form a register to another senister, from memory to segister or senister to memory come under this group. MOV, MVI, LXI, LDA, STA etc.

	PAGE NO.: DATE
<i>→</i>	Asithmetic Jaoup! The instructions of this Boul Perform chiltmetic oferations such as addition, subtraction, Indement or decrement of the content of a resister or a memory. ADD, ADD, ADD, SUB etc.
→ >	Logical 98 out: The instructions in this group perform posicul oferation such as AND, of, complete, retailerent
->	Brunch control group! This instructions contains the instructions for conditional and unconditional sump, subsoutine call and return and restart smp, JC, JIVZ, CZ, CP etc.
7	Contsol 9500P: This 9500P contains the instructions for input 1 outlut posts, stack and machine contsol SIM, RIM, NoPeta.
6)	Explain the execution of instruction STA 2000H with neat timing diagram.
7	stands for store Accumulator contents in memory. In this instruction, Accumulator contents in memory. In this instruction, Accumulator content will be stored to a memory location chose 16-bit address is indicated in the instruction as rosch. This instruction uses absolute addressing for specifying the destination. This instruction occulies 3-bytes of memory. First Byte is required for the of code, and next successive 2-Bytes provide the 16-bit address divided into 8-bits each consecutively




STA 2050H Timing Diagram

	PAGE NO.: DATE
	In SIA 2050H The first byte will contain the of code hex Value 32H. next Byte in memory will hald so H and after that ho H will be kept in the last third byte. So this instruction STA 2050H zequires 3- Bytes, he machine cycles (of code fetch, memory feed, memory f
(7)	Factain execution of instruction LDA 3000H with timing diagram.
7	Accumulator with the contents from memors. In this instruction Accumulator will get initialized with 8 bit content from the 16-bit memory
	In IDA 3000H It occupies 3-Bytes in thememory. First byte specifies the afrode, and next 2-bytes Provide the 16-bit address. so this instruction IDA 3000H Bequires 3-Bytes, 6- machine Cycles (oprode fetch, themory Read, memory Read, themory Read) and 13 T-states for execution
	Describe basic Machine (vele used in 8085. Document Timing piagram for OUT instruction.
	machine cycle is defined as time required by the micro processor to complete an operation. This cycle may consist 3 to 6 T-states. The basic micro processor of e sation such as reading a byte from 100 port for whiting byte to memory




LDA 3000H Timing Diagram



OUT Timing Diagram

	PAGE NO.: DATE
4.	The of code fetch machine cycle (afrac) involves the fetching of the of code of the instruction to be executed and the decoding fracess of that of code. Usually, it consists of four T states: > Memory sead muchine Cycle: contents from a memory location one read during the memory read machine cycle (mana). This cycle is also known as the oferward fetch machine cycle But there are cases when the protise mot
	Used for openend fetch but for reading duta at siven memory location to this machine (yelle sland over three T states. There are written to a memory location stack during a memory write muchine cycle: (ANMC). This machine cycle sland over Three T states.
	=> To send machine (yele! contents from on To device the read dutins To send machine (yele (TORMC). This machine eycle slams three T states and is similar to three except for the Tolin signal
	contents cose written to an Jo device during To write machine (well (Town). This machine Male spans three T states and is similar to Howmic except for the Jost simal.



-	NEW INDIA PAGE NO.: DATE
->	These are two basic kinds of memory used in microprocessor systems, memories are classified as two tyles voltaile memories and non-volutile memories.
→	volatile memories is sandom access memory (PAM) and mon-volatile memories is god only memory (ROM).
7	volatile momors setain their stat as long as forwer is applied or data loses when the Power is typined off. other hund non-volutile momory can hold duta even if Power is typined off.
<i>⇒</i>	Random access memory (RAM); The memory in ashich the time taken to transfer information to 02 from ony desired random location is alouals the same is called random access memory. Tyles of Rams T static RAM
	i) static Ram: - consists of circuits calable of setaining theis state as long as focues is affired as known as static Rum - fast genemory access, costly - Refseshing circuit is mot required ii) pynamic Ram: - stoses the duta as a charge on the calactor 1 there is lessing of charge on the calactor
	after every few miliseconds to hold the data even if power is on.

	PAGE NO.: DATE
=	Read only memory (Rotn): It is memory that performs the read only oferation, we can't write data in send only memories. It is non-volatile memory. Generally Roth is used to store the binessy codes. For the seguence of instructions
7	as look up tables. this is because this type of information does not chambe
	- the program or dute one fermaments installed at the time of manufactusing as fer requirement. - The duta cummot be aftered.
	Gi) PROTA (Programmable Read conty memory) - The memory has nichrome or Polysilican wises arrensed in a matrix these wises con be functionally viewed as diode or fuses. - This memory can be programmed by uses
2	selectively bushs the fuses according to the bit Pu term to be stored is called pring memory) (1ii) Eprom (Frasable Programmable Sead only memory)
	The momery stones a bit by charging the floating gate of FFT. All the information can be esased by exposing the chil to ultraviolet light through its quarts window and the chil can be selfogrammed because the chil can be selfogrammed

	PAGE NO.: DATE
	(1) FEPROM (Electrically Frasable Programmable read only memoria).
	This memory is functionally simillar to Epporn except them that information cumbe oftened by using electrical signals at the register level souther than examins all the information.
(0)	one demultiplexed? Draw the drassum of generation of control simuls in 8085.
7	As we know that A1s-A8 is brishes order 8 bits of memory address and T/O address. ADJ-AD. is lower order 8 bits of memory address or T/O address. They also serves as data bus.
->	External memory or 3/0 device need the complete 16-bit address for decoding and interfacing. that's aby are need demultipliains and this is done by AIE signal.
	ALE: 1 in 1'st clock cycle T1 It i's used used as lower
	Osder address hus (unidisectional)
	AIE: 0 In 12 and 13 17 is used as deute bus (Lidirectional

