

Assignment – 1


ASSIGNMENT - 1


NEW INDIA
PAGE NO.: 1 DATE

1) Draw the internal architectural block diagram of 8085 microprocessor and explain working of each block of 8085 in brief.

→ 8085 consists of the following functional units.

- ⇒ **Accumulator:**
It is an 8-bit register used to perform arithmetic logical, I/O & LOAD/STORE operations. It is connected to internal data bus & ALU. Result of operation is stored in Accumulator.
- ⇒ **Arithmetic and logic Unit:**
As the name suggests, it performs arithmetic and logical operations like Addition, subtraction, AND, OR etc. on 8-bit data.
- ⇒ **General Purpose registers:**
There are 6 general purpose registers in 8085 processor, i.e. B, C, D, E, H & L. Each register can hold 8-bit data. These registers can work in pair to hold 16-bit data and their pairing combination is like B-C, D-E & H-L.
- ⇒ **Program counter:**
It is a 16-bit register used to store the memory address location of the next instruction to be executed. Microprocessor increments the program counter whenever an instruction is being executed, so that the program counter points to the memory address of the next instruction that is going to be executed.





and internal circuits.

Control signals: \overline{RD} , \overline{WR} , \overline{ALE}

Status signals: \overline{SO} , \overline{SI} , $\overline{IO/\overline{M}}$

DMA signals: \overline{HOLD} , \overline{HLDA}

RESET signals: $\overline{RESET IN}$, $\overline{RESET OUT}$

⇒ Interrupt control:

As the name suggests it controls the interrupts during a process. When a microprocessor is executing a main program and whenever an interrupt occurs, the microprocessor shifts the control from the main program to process the incoming request. After the request is completed the control goes back to the main program.

There are 5 interrupt signals in 8085 microprocessor: \overline{INTR} , $\overline{RST 7.5}$, $\overline{RST 6.5}$, $\overline{RST 5.5}$, \overline{TRAP} .

⇒ Serial Input/output control

It controls the serial data communication by using these two instructions: SIO (Serial Input data) and SOD (Serial output data).

⇒ Address buffer and address-data buffer

The content stored in the stack pointer and program counter is loaded into the address buffer and address-data buffer to communicate with the CPU. The memory and I/O chips are connected to these buses; the CPU can exchange the desired data with the memory and I/O ^{chips}.

⇒ Address bus:

Address bus carries the location to where it should be stored and it is unidirectional. It is used to transfer the data & address I/O devices. Group of 16 unidirectional lines generally identified as A₀ to A₁₅. 16 bits flow from microprocessor to peripheral devices. 16 address lines are capable of addressing 65536 memory locations, so, 8085 has 64K memory locations.

⇒ data bus:

Data bus carries the data to be stored. It is bidirectional. Group of 8 lines identified as D₀ to D₇. 8 data lines enable microprocessor to manipulate data ranging from 00H to FFH ($2^8 = 256$ numbers). Largest number appears on data bus is 1111 1111₂ (255)₁₀. As data bus is 8-bit, 8085 is known as 8-bit microprocessor.

⇒ multiplexes:

A multiplexer pulls out the right group of bits depending on the instruction.

NEW INDIA
PAGE NO.: 5 DATE

(2) List and explain 8085 addressing modes with suitable example.

→ Addressing Modes in 8085

- 1) Immediate
- 2) Direct
- 3) Register Addressing
- 4) Indirect
- 5) Implicit

1) Immediate Addressing Mode:

→ In this mode, the 8/16-bit data is specified in the instruction itself as one of its operands.

→ Ex

```
MVI B, 20H  
LXI D, 1034H
```

2) Direct Addressing Mode:

→ In this type of addressing mode, the 8 or 16-bit memory address is directly provided with the instruction.

→ Ex

```
LDA 1035H  
IN 8-bit port  
OUT 8-bit port
```

3) Register Addressing Mode:

→ This type of addressing mode specifies register or register pair that contains data.

→ Ex

```
MOV A, B  
ADD B
```

4) Indirect addressing mode:

→ In this type of addressing mode, 16-bit memory address is indirectly provided with the instruction using a register pair.

→ Ex

LDA $D; A \leftarrow M[DE]$

STA $D; A \rightarrow M[DE]$

5) Implicit/Implied Addressing mode:

→ This mode doesn't require any operand; the data is specified by the opcode itself.

→ Ex

CMP

CMA

3) Draw and explain the pin diagram of 8085 microprocessors.

→ The pins of an 8085 microprocessor can be classified into seven groups.

→ Address bus:

A15-A8 are bidirectional and used to carry high-order address of 16 bit address. It carries the most significant 8-bits of memory/IO address (pin 28-21).

→ Data bus: pin (19-12)


A07-A00, it can carry the least significant 8-bit (low-order address) address and data bus. The low-order address bus can be separate from these signals by using a latch (ALE)

→ Control and status signals:

These signals are used to identify the nature of operation. There are 3 control signal and 3 status signals

1. \overline{RD} → This signal indicates that the selected IO or memory device is to be read and is ready for accepting data available on the data bus (Pin-32)

2. \overline{WR} → This signal indicates that the data on the data bus is to be written into a selected memory or IO location (Pin-31).



3. ALE \leftrightarrow (Address Latch Enable) It is a positive going pulse generated when a new operation is started by the microprocessor. when the pulse goes high, it indicates Address (ALE $\leftarrow 1$, then Address bus). when the pulse goes down, it indicates data (ALE $\leftarrow 0$, then data bus) (pin-30).

\rightarrow Three status signals are $\overline{IO/\overline{M}}$, S_1 & S_0

1. $\overline{IO/\overline{M}}$ \leftrightarrow This signal is used to differentiate between IO and memory operation

$\overline{IO/\overline{M}}$ = high Then IO

$\overline{IO/\overline{M}}$ = low Then memory

2. S_1 & S_0 \leftrightarrow Identify the type of current operation (pin 30 & 29)

S_1	S_0	
0	0	HLT
0	1	WRITE
1	0	Read
1	1	OPCODE FETCH

\rightarrow clock signals:

X_1, X_2 - A crystal (RC, LC HW) is connected at these two pins and is used to set frequency of internal clock

CLK(OUT) - used as the operate system clock for devices connected to 8085 microprocessor

→ Interrupts & externally initiated signals.

Interrupts are the signals generated by external devices to request the microprocessor to perform a task.

INTA (Output) - It is an interrupt acknowledgment signal.

INTR (Input) - Interrupt Request. It is used for general purpose interrupt.

RESET IN - This resets the microprocessor by setting the program counter to zero.

RESET OUT - This signal is used to reset the micro all connected devices when micro processor is reset.

RST 5.5, RST 6.5, RST 7.5 (Input) - Restart interrupts. These are vector interrupts that transfer the program control to specific memory locations. All have higher priorities than INTR interrupt.

TRAP (Input): This is a non-maskable interrupt & has the highest priority.

READY: Indicates the device is ready to send & receive.

HOLD: Indicates that another master is requesting the use of the address and data buses.

HOLDA (HOLD Acknowledged): It indicates that the CPU has received the HOLD request and it will relinquish the bus in the next cycle.

→ SOD (Serial Output Data line) - The output SOD is set/reset as specified by the STM instruction.


→ SID (Serial Input Data line) - The data on this line is loaded into accumulator whenever RIM instruction is executed.

→ Power supply & frequency signal
 $V_{cc} \rightarrow$ pin 40, +5V supply
 $V_{ss} \rightarrow$ pin 20, Ground

→ control & status:

$\overline{IO/\overline{M}}$	\overline{RD}	\overline{WR}	operation
0	0	0	HLT
0	0	1	MEMR
0	1	0	MEMW
0	1	1	opcode fetch
1	0	0	HLT
1	0	1	IOR
1	1	0	IOW
1	1	1	NOP

4) Explain 8085 Programming model and Flag Register.



- 6 general purpose registers to store 8-bit data B, C, D, E, H & L.
- Can be combined as fixed register pairs - BC, DE, HL to perform 16 bit operations.
- Used to store or copy data using data copy instructions.

⇒ Accumulator

- 8-bit register, Identified as A
- Part of ALU
- Used to store 8-bit data to perform arithmetic & logical operations.
- Result of operation is stored in Accumulator.

⇒ Flag Register.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S	Z	X	AC	X	P	X	CY

~~5~~

S (Sign Flag): Set; if 7th bit of result is 1; else 0

Z (Zero Flag): Set; when result is zero; else 0

AC (Auxiliary carry): Set; when carry bit is generated by 3rd bit & passed to bit 4th

P (Parity Flag): Set; if result has even no of 1's & Reset if result has odd no of

CY (Carry Flag): Set; if arithmetic operation results in carry; otherwise reset (0).

- ALU has 5 Flag Registers that Set/Reset after an operation according to data conditions of the result in accumulator & other registers.

PAGE NO.: 12 DATE: / /

- Helpful in decision making process of microprocessor.
- conditions are tested through software instructions.
- Stack Pointer (SP):
 - used as memory pointer.
 - Points to the memory location in R/W memory, called stack.
 - Beginning of stack is defined by loading a 16-bit address in the stack pointer.
- Program Counter (PC):
 - microprocessor uses PC register to sequence the execution of instructions.
 - Its function is to point to memory address from which next byte is to be fetched.
 - when a byte is being fetched, PC is incremented by 1 to point next memory location.

5) Describe the different types of instruction sets used in 8085.

- An instruction of a computer is a command given to the computer to perform a specified operation on given data. In microprocessor, the instruction set is the collection of the instructions that the microprocessor is designed to execute.
- Data Transfer group:
 - Instructions which are used to transfer the data from a register to another register, from memory to register or register to memory come under this group. MOV, MVI, LXI, LDA, STA etc.

→ Arithmetic group:

The instructions of this group perform arithmetic operations such as addition, subtraction, increment or decrement of the content of a register or a memory. ADD, ADC, ADI, DAD, SUB etc.

→ Logical group:

The instructions in this group perform logical operation such as AND, OR, compare, rotate etc.

→ Branch control group:


This instructions contains the instructions for conditional and unconditional jump, subroutine call and return and restart JMP, JC, JNZ, CZ, CP etc.

→ Control group:

This group contains the instructions for input/output ports, stack and machine control SIM, RIM, NOP etc.

6) Explain the execution of instruction STA 2050H with neat timing diagram.

→ In 8085 instruction set, STA is a mnemonic that stands for store Accumulator contents in memory. In this instruction, Accumulator content will be stored to a memory location whose 16-bit address is indicated in the instruction as 2050H. This instruction uses absolute addressing for specifying the destination. This instruction occupies 3-bytes of memory. First byte is required for the opcode, and next successive 2-bytes provide the 16-bit address divided into 8-bits each consecutively.



STA 2050H Timing Diagram

NEW INDIA
PAGE NO.: 14 DATE

→ In STA 2050H The first byte will contain the opcode hex value 32H. next byte in memory will hold 50H and after that 05H will be kept in the last third byte.

→ So this instruction STA 2050H requires 3-Bytes, 4-machine cycles (opcode fetch, memory read, memory read, memory write) and 13 T-states for execution as shown in the timing diagram.

(7) Explain execution of instruction LDA 3000H with timing diagram.

→ LDA is a mnemonic that stands for Load Accumulator with the contents from memory. In this instruction Accumulator will get initialized with 8 bit content from the 16-bit memory.

→ In LDA 3000H it occupies 3-Bytes in the memory. First byte specifies the opcode, and next 2-bytes provide the 16-bit address.


→ So this instruction LDA 3000H requires 3-Bytes, 4-machine cycles (opcode fetch, memory read, memory read, memory read) and 13 T-states for execution as shown in the timing diagram.

(8) Describe basic machine cycle used in 8085. Draw Timing diagram for OUT instruction.


→ Machine cycle is defined as time required by the microprocessor to complete an operation.

→ This cycle may consist 3 to 6 T-states.

→ The basic microprocessor operation such as reading a byte from I/O port for writing byte to memory.



LDA 3000H Timing Diagram



OUT Timing Diagram

⇒ opcode fetch machine cycle:

The opcode fetch machine cycle (OFRMC) involves the fetching of the opcode of the instruction to be executed and the decoding process of that opcode. Usually, it consists of four T states.

⇒ Memory read machine cycle:

Contents from a memory location are read during the memory read machine cycle (MRMC). This cycle is also known as the operand fetch machine cycle. But there are cases when MRMC is not used for operand fetch but for reading data at given memory location. This machine cycle spans over three T states.

⇒ Memory write machine cycle:

Contents are written to a memory location/stack during a memory write machine cycle (MWMC). This machine cycle spans over three T states.

⇒ IO read machine cycle:

Contents from an IO device are read during IO read machine cycle (IORMC). This machine cycle spans three T states and is similar to MRMC except for the $\overline{IO/\overline{M}}$ signal.

⇒ IO write machine cycle:

Contents are written to an IO device during IO write machine cycle (IOWMC). This machine cycle spans three T states and is similar to MWMC except for the $\overline{IO/\overline{M}}$ signal.

NEW INDIA

PAGE NO.: DATE

16


⇒ Interrupt acknowledge machine cycle:

An external IO device issues an interrupt signal (INTA), to tell the microprocessor that it wants a certain task done. When microprocessor receives such a signal, it responds by making the \overline{INTA} signal (interrupt acknowledgement signal) low for some time to tell the device that it has received the request and will take the necessary actions. This whole process is carried out in interrupt acknowledge machine cycle. We usually execute one of two instructions RST (R) or CALL (R).

⇒ Bus idle machine cycle:

There are some situations when no data transfer takes place. But it does not mean that the microprocessor is idle during that time as there might be some operations going on in the CPU. It is the data/address bus that is idle. Such a machine cycle is named a bus idle machine cycle (BIMC).

(9) write a short note on memory classification of 8085 microprocessor.



NEW INDIA
PAGE NO.: 17 DATE

- There are two basic kinds of memory used in microprocessor systems. memories are classified as two types volatile memories and non-volatile memories.
- Volatile memory is random access memory (RAM) and non-volatile memory is read only memory (ROM).
- Volatile memory retains their state as long as power is applied as data is lost when the power is turned off.
- On the other hand non-volatile memory can hold data even if power is turned off.

⇒ Random access memory (RAM):

The memory in which the time taken to transfer information to or from any desired random location is always the same is called random access memory.

→ types of RAMs

- └ Static RAM
- └ Dynamic RAM

i) Static RAM:-

- consists of circuits capable of retaining their state as long as power is applied, are known as static RAM
- Fast memory access, costly
- Refreshing circuit is not required.

ii) Dynamic RAM:-

- stores the data as a charge on the capacitors and they refreshing of charge on the capacitors after every few milliseconds to hold the data even if power is ON.

⇒ Read only memory (ROM):

It is memory that performs the read only operation. we can't write data in read only memories. It is non-volatile memory. Generally ROM is used to store the binary codes for the sequence of instructions you want the computer to carry out and data such as look up tables. this is because this type of information does not change.

i) masked ROM:

- the program or data are permanently installed at the time of manufacturing as per requirement.
- The data cannot be altered.

(ii) PROM (Programmable Read only memory)

- the memory has nichrome or polysilicon wires arranged in a matrix these wires can be functionally viewed as diode or fuses.
- This memory can be programmed by using with a special PROM programmer that selectively burns the fuses according to the bit pattern to be stored. is called burning the PROM.

(iii) EPROM (Erasable Programmable Read only memory)

- The memory stores a bit by charging the floating gate of FET.
- All the information can be erased by exposing the chip to ultraviolet light through its quartz window and the chip can be reprogrammed because the chip can be reused many times.

