

Design Rules Checker
Refill all zones before performing DRC
Test for parity between PCB and schematic
Violations (0)
Unconnected Items (0)
Schematic Parity (0)
Ignored Tests (3)
Show:
All
Errors 0
Warnings 0
Exclusions
Save...
Delete Marker
Delete All Markers
Close
Run DRC
Completed in 0.66 s
Layers
F.Cu
B.Cu
F.Adh
B.Adh
F.Past
B.Pas
F.Silks
B.Silk
F.Mas
B.Mas
Edge.
Margi
F.Cou
B.Cou
F.Fab
B.Fab
Tracks
Pads
Zones
Dimensions
Points
H1
H2
H3
F1
U2
U3
R1
R2
R11
R12
R3
C1
C2
C4
C6
D1
JP1
J1
J4
TP1
TP3
TP4
TP5
TP6
TP7
TP10
9–12V DC CENTER +