
Timing Constraints Demo

Block Diagram




Description of the Verilog Modules

```
module adder struct(input[4:0] inl,input[4:0] in2,output [4:0] out);
wire c outl,c out2,c out3,c out4;
half addr addrl(.inl(inl[0]),.in2(in2[0]),.out(out[0]),.cout(c outl));
full addr addr2(.inl(inl[1]),.in2(in2[1]),.cin(c outl),.out(out[1]),.cout(c out2));
                                                                                                    Combinational 5 bit adder module
full_addr addr3(.inl(inl[2]),.in2(in2[2]),.cin(c_out2),.out(out[2]),.cout(c_out3));
full addr addr4(.inl(inl[3]),.in2(in2[3]),.cin(c out3),.out(out[3]),.cout(c out4));
full addr addr5(.in1(in1[4]),.in2(in2[4]),.cin(c out4),.out(out[4]),.cout());
endmodule
                                                                                                                 Timing UCF
module wrapper (input clk, input rst, input [4:0] inl, input [4:0] in2, output reg [4:0] out);
                                                                                                            NET "clk" TNM NET = clk;
reg [4:0] inl reg;
                                                                                                            TIMESPEC TS clk = PERIOD "clk" 2.2 ns HIGH 50%;
reg [4:0] in2 reg;
wire [4:0] out net;
always @(posedge clk)
    begin
         if (rst)
                                                                                                               Same clock port as defined in wrapper module
             begin
                 inl reg<=5'd0;
                 in2 reg<=5'd0;
                  out<=5'd0;
                                                          Register initialization
             end
         else
             begin
                 inl reg<=inl;
                 in2 reg<=in2;
                  out<=out net;
             end
     end
                                                          adder struct module instantiation
adder struct add(inl reg,in2 reg,out net);
```

endmodule

Timing Report



Check Slack Achievable Errors Score

SETUP 0.334ns HOLD 0.178ns MINPERI... 0.045ns 2.155ns 0 0