

-->

Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.03 secs

-->

Parameter xsthdmdir set to xst

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.03 secs

-->

Reading design: Ripple\_Carry\_Addr\_8bit.prj

## TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
  - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
  - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
  - 8.1) Primitive and Black Box Usage
  - 8.2) Device utilization summary
  - 8.3) Partition Resource Summary
  - 8.4) Timing Report
    - 8.4.1) Clock Information
    - 8.4.2) Asynchronous Control Signals Information
    - 8.4.3) Timing Summary
    - 8.4.4) Timing Details
    - 8.4.5) Cross Clock Domains Report

---

---

*	Synthesis Options Summary	*
---	---------------------------	---

---

---

---- Source Parameters

Input File Name : "Ripple\_Carry\_Addr\_8bit.prj"

Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "Ripple\_Carry\_Addr\_8bit"

Output Format : NGC

Target Device : xc7a100t-1-csg324

---- Source Options

Top Module Name : Ripple\_Carry\_Addr\_8bit

Automatic FSM Extraction : YES  
FSM Encoding Algorithm : Auto  
Safe Implementation : No  
FSM Style : LUT  
RAM Extraction : Yes  
RAM Style : Auto  
ROM Extraction : Yes  
Shift Register Extraction : YES  
ROM Style : Auto  
Resource Sharing : YES  
Asynchronous To Synchronous : NO  
Shift Register Minimum Size : 2  
Use DSP Block : Auto  
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto  
Reduce Control Sets : Auto  
Add IO Buffers : YES  
Global Maximum Fanout : 100000  
Add Generic Clock Buffer(BUFG) : 32  
Register Duplication : YES  
Optimize Instantiated Primitives : NO  
Use Clock Enable : Auto  
Use Synchronous Set : Auto  
Use Synchronous Reset : Auto  
Pack IO Registers into IOBs : Auto  
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed  
Optimization Effort : 1  
Power Reduction : NO  
Keep Hierarchy : No  
Netlist Hierarchy : As\_Optimized  
RTL Output : Yes  
Global Optimization : AllClockNets  
Read Cores : YES  
Write Timing Constraints : NO  
Cross Clock Analysis : NO  
Hierarchy Separator : /  
Bus Delimiter : <>  
Case Specifier : Maintain  
Slice Utilization Ratio : 100  
BRAM Utilization Ratio : 100  
DSP48 Utilization Ratio : 100  
Auto BRAM Packing : NO  
Slice Utilization Ratio Delta : 5

=====

Analyzing Verilog file "/home/siddharth/Assignment\_3/half\_addr.v" into library work  
Parsing module <half\_addr>.  
Analyzing Verilog file "/home/siddharth/Assignment\_3/full\_addr.v" into library work  
Parsing module <full\_addr>.  
Analyzing Verilog file "/home/siddharth/Assignment\_3/Ripple\_Carry\_Addr\_8bit.v" into library work  
Parsing module <Ripple\_Carry\_Addr\_8bit>.

=====

*	HDL Elaboration	*
---	-----------------	---

=====

Elaborating module <Ripple\_Carry\_Addr\_8bit>.

Elaborating module <full\_addr>.

Elaborating module <half\_addr>.

=====

*	HDL Synthesis	*
---	---------------	---

=====

Synthesizing Unit <Ripple\_Carry\_Addr\_8bit>.  
Related source file is "/home/siddharth/Assignment\_3/Ripple\_Carry\_Addr\_8bit.v".  
Summary:  
no macro.  
Unit <Ripple\_Carry\_Addr\_8bit> synthesized.

Synthesizing Unit <full\_addr>.  
Related source file is "/home/siddharth/Assignment\_3/full\_addr.v".  
Summary:  
no macro.  
Unit <full\_addr> synthesized.

Synthesizing Unit <half\_addr>.  
Related source file is "/home/siddharth/Assignment\_3/half\_addr.v".  
Summary:  
Unit <half\_addr> synthesized.

=====

## HDL Synthesis Report

### Macro Statistics

# Xors	: 16
1-bit xor2	: 16

=====

*	Advanced HDL Synthesis	*
---	------------------------	---

=====

=====

## Advanced HDL Synthesis Report

## Macro Statistics

# Xors : 16  
1-bit xor2 : 16

---

---

\* Low Level Synthesis \*

---

---

Optimizing unit <Ripple\_Carry\_Addr\_8bit> ...

Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block Ripple\_Carry\_Addr\_8bit, actual ratio is 0.

Final Macro Processing ...

---

---

## Final Register Report

Found no macro

---

---

---

---

\* Partition Report \*

---

---

## Partition Implementation Status

-----

No Partitions were found in this design.

-----

---

---

\* Design Summary \*

---

---

Top Level Output File Name : Ripple\_Carry\_Addr\_8bit.ngc

## Primitive and Black Box Usage:

-----

# BELS : 12  
# LUT3 : 4  
# LUT5 : 8  
# IO Buffers : 26  
# IBUF : 17  
# OBUF : 9

Device utilization summary:

-----

Selected Device : 7a100tcsg324-1

#### Slice Logic Utilization:

Number of Slice LUTs:	12	out of	63400	0%
Number used as Logic:	12	out of	63400	0%

#### Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	12			
Number with an unused Flip Flop:	12	out of	12	100%
Number with an unused LUT:	0	out of	12	0%
Number of fully used LUT-FF pairs:	0	out of	12	0%
Number of unique control sets:	0			

#### IO Utilization:

Number of IOs:	26			
Number of bonded IOBs:	26	out of	210	12%

#### Specific Feature Utilization:

#### Partition Resource Summary:

No Partitions were found in this design.

---

---

#### Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT  
GENERATED AFTER PLACE-and-ROUTE.

#### Clock Information:

No clock signals found in this design

#### Asynchronous Control Signals Information:

No asynchronous control signals found in this design

#### Timing Summary:

Speed Grade: -1

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 3.471ns

#### Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 97 / 9

Delay: 3.471ns (Levels of Logic = 6)

Source: A<1> (PAD)

Destination: S<7> (PAD)

Data Path: A<1> to S<7>

Cell:in->out	Gate	Net	fanout	Delay	Delay	Logical Name (Net Name)
--------------	------	-----	--------	-------	-------	-------------------------

IBUF:I->O	2	0.001	0.925	A_1_IBUF (A_1_IBUF)
LUT5:I0->O	3	0.124	0.550	fa1/cout1 (c2)
LUT5:I3->O	3	0.124	0.550	fa3/cout1 (c4)
LUT5:I3->O	3	0.124	0.550	fa5/cout1 (c6)
LUT5:I3->O	1	0.124	0.399	fa7/cout1 (cout_OBUF)
OBUF:I->O		0.000		cout_OBUF (cout)

Total 3.471ns (0.497ns logic, 2.974ns route)  
(14.3% logic, 85.7% route)

Cross Clock Domains Report:

Total REAL time to Xst completion: 5.00 secs

Total CPU time to Xst completion: 4.66 secs

-->

Total memory usage is 479548 kilobytes

Number of errors : 0 ( 0 filtered)

Number of warnings : 0 ( 0 filtered)

Number of infos : 0 ( 0 filtered)