

-->

Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.02 secs

-->

Parameter xsthdpdir set to xst

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.02 secs

-->

Reading design: full_addr.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

*	Synthesis Options Summary	*
---	---------------------------	---

---- Source Parameters

Input File Name : "full_addr.prj"
Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "full_addr"
Output Format : NGC
Target Device : xc7a100t-1-csg324

---- Source Options

Top Module Name : full_addr

Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style : Auto
Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto
Reduce Control Sets : Auto
Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 32
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

=====

Analyzing Verilog file "/home/siddharth/Assignment_3/half_addr.v" into library work
Parsing module <half_addr>.
Analyzing Verilog file "/home/siddharth/Assignment_3/full_addr.v" into library work
Parsing module <full_addr>.

=====

*	HDL Elaboration	*
---	-----------------	---

=====

Elaborating module <full_addr>.

Elaborating module <half_addr>.

=====

*	HDL Synthesis	*
---	---------------	---

=====

Synthesizing Unit <full_addr>.
Related source file is "/home/siddharth/Assignment_3/full_addr.v".
Summary:
no macro.
Unit <full_addr> synthesized.

Synthesizing Unit <half_addr>.
Related source file is "/home/siddharth/Assignment_3/half_addr.v".
Summary:
Unit <half_addr> synthesized.

=====

HDL Synthesis Report

Macro Statistics

# Xors	: 2
1-bit xor2	: 2

=====

*	Advanced HDL Synthesis	*
---	------------------------	---

=====

=====

Advanced HDL Synthesis Report

Macro Statistics

# Xors	: 2
1-bit xor2	: 2

=====

*	Low Level Synthesis	*
---	---------------------	---

=====

Optimizing unit <full_addr> ...

Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block full_addr, actual ratio is 0.

Final Macro Processing ...

Final Register Report

Found no macro

* Partition Report *

Partition Implementation Status

No Partitions were found in this design.

* Design Summary *

Top Level Output File Name : full_addr.ngc

Primitive and Black Box Usage:

# BELS	: 2
# LUT3	: 2
# IO Buffers	: 5
# IBUF	: 3
# OBUF	: 2

Device utilization summary:

Selected Device : 7a100tcsg324-1

Slice Logic Utilization:

Number of Slice LUTs:	2	out of	63400	0%
Number used as Logic:	2	out of	63400	0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	2			
Number with an unused Flip Flop:	2	out of	2	100%
Number with an unused LUT:	0	out of	2	0%
Number of fully used LUT-FF pairs:	0	out of	2	0%
Number of unique control sets:	0			

IO Utilization:
Number of IOs: 5
Number of bonded IOBs: 5 out of 210 2%

Specific Feature Utilization:

Partition Resource Summary:

No Partitions were found in this design.

=====

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -1

Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 1.246ns

Timing Details:

All values displayed in nanoseconds (ns)

=====

Timing constraint: Default path analysis
Total number of paths / destination ports: 6 / 2

Delay: 1.246ns (Levels of Logic = 3)
Source: b (PAD)
Destination: cout (PAD)

Data Path: b to cout

	Gate	Net		
Cell:in->out	fanout		Delay	Delay Logical Name (Net Name)

IBUF:I->O	2	0.001	0.722	b_IBUF (b_IBUF)
LUT3:I0->O	1	0.124	0.399	cout1 (cout_OBUF)
OBUF:I->O		0.000		cout_OBUF (cout)
<hr/>				
Total		1.246ns (0.125ns logic, 1.121ns route)		
		(10.0% logic, 90.0% route)		

=====
Cross Clock Domains Report:
=====

=====
Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.36 secs

-->

Total memory usage is 479432 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)