

-->

Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.03 secs

-->

Parameter xsthdpdir set to xst

Total REAL time to Xst completion: 0.00 secs

Total CPU time to Xst completion: 0.03 secs

-->

Reading design: Ripple_Carry_Addr_32bit.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

*	Synthesis Options Summary	*
---	---------------------------	---

---- Source Parameters

Input File Name : "Ripple_Carry_Addr_32bit.prj"

Ignore Synthesis Constraint File : NO

---- Target Parameters

Output File Name : "Ripple_Carry_Addr_32bit"

Output Format : NGC

Target Device : xc7a100t-1-csg324

---- Source Options

Top Module Name : Ripple_Carry_Addr_32bit

Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style : Auto
Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto
Reduce Control Sets : Auto
Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 32
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As_Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

=====

Analyzing Verilog file "/home/siddharth/Assignment_3/half_addr.v" into library work
Parsing module <half_addr>.
Analyzing Verilog file "/home/siddharth/Assignment_3/full_addr.v" into library work
Parsing module <full_addr>.
Analyzing Verilog file "/home/siddharth/Assignment_3/Ripple_Carry_Addr_8bit.v" into library work
Parsing module <Ripple_Carry_Addr_8bit>.
Analyzing Verilog file "/home/siddharth/Assignment_3/Ripple_Carry_Addr_16bit.v" into library work
Parsing module <Ripple_Carry_Addr_16bit>.
Analyzing Verilog file "/home/siddharth/Assignment_3/Ripple_Carry_Addr_32bit.v" into library work
Parsing module <Ripple_Carry_Addr_32bit>.

* HDL Elaboration *

Elaborating module <Ripple_Carry_Addr_32bit>.

Elaborating module <Ripple_Carry_Addr_16bit>.

Elaborating module <Ripple_Carry_Addr_8bit>.

Elaborating module <full_addr>.

Elaborating module <half_addr>.

* HDL Synthesis *

Synthesizing Unit <Ripple_Carry_Addr_32bit>.
Related source file is "/home/siddharth/Assignment_3/Ripple_Carry_Addr_32bit.v".
Summary:
no macro.
Unit <Ripple_Carry_Addr_32bit> synthesized.

Synthesizing Unit <Ripple_Carry_Addr_16bit>.
Related source file is "/home/siddharth/Assignment_3/Ripple_Carry_Addr_16bit.v".
Summary:
no macro.
Unit <Ripple_Carry_Addr_16bit> synthesized.

Synthesizing Unit <Ripple_Carry_Addr_8bit>.
Related source file is "/home/siddharth/Assignment_3/Ripple_Carry_Addr_8bit.v".
Summary:
no macro.
Unit <Ripple_Carry_Addr_8bit> synthesized.

Synthesizing Unit <full_addr>.
Related source file is "/home/siddharth/Assignment_3/full_addr.v".
Summary:
no macro.
Unit <full_addr> synthesized.

Synthesizing Unit <half_addr>.
Related source file is "/home/siddharth/Assignment_3/half_addr.v".

Summary:
Unit <half_addr> synthesized.

HDL Synthesis Report

Macro Statistics

# Xors	: 64
1-bit xor2	: 64

*	Advanced HDL Synthesis	*
---	------------------------	---

Advanced HDL Synthesis Report

Macro Statistics

# Xors	: 64
1-bit xor2	: 64

*	Low Level Synthesis	*
---	---------------------	---

Optimizing unit <Ripple_Carry_Addr_32bit> ...

Optimizing unit <Ripple_Carry_Addr_8bit> ...

Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block Ripple_Carry_Addr_32bit, actual ratio is 0.

Final Macro Processing ...

Final Register Report

Found no macro

*	Partition Report	*
---	------------------	---

Partition Implementation Status

No Partitions were found in this design.

* Design Summary *

Top Level Output File Name : Ripple_Carry_Addr_32bit.ngc

Primitive and Black Box Usage:

BELS : 48
LUT3 : 16
LUT5 : 32
IO Buffers : 98
IBUF : 65
OBUF : 33

Device utilization summary:

Selected Device : 7a100tcsg324-1

Slice Logic Utilization:

Number of Slice LUTs: 48 out of 63400 0%
Number used as Logic: 48 out of 63400 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 48
Number with an unused Flip Flop: 48 out of 48 100%
Number with an unused LUT: 0 out of 48 0%
Number of fully used LUT-FF pairs: 0 out of 48 0%
Number of unique control sets: 0

IO Utilization:

Number of IOs: 98
Number of bonded IOBs: 98 out of 210 46%

Specific Feature Utilization:

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -1

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 11.559ns

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 1153 / 33

Delay: 11.559ns (Levels of Logic = 18)

Source: A<1> (PAD)

Destination: S<31> (PAD)

Data Path: A<1> to S<31>

Cell:in->out	Gate	Net	fanout	Delay	Delay	Logical Name (Net Name)
IBUF:I->O	2	0.001	0.925	A_1_IBUF	(A_1_IBUF)	
LUT5:I0->O	3	0.124	0.550	rca_16bit_1/rca_8bit_1/fa1/cout1	(rca_16bit_1/rca_8bit_1/c2)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_1/fa3/cout1	(rca_16bit_1/rca_8bit_1/c4)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_1/fa5/cout1	(rca_16bit_1/rca_8bit_1/c6)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_1/fa7/cout1	(rca_16bit_1/temp_cout)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_2/fa1/cout1	(rca_16bit_1/rca_8bit_2/c2)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_2/fa3/cout1	(rca_16bit_1/rca_8bit_2/c4)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_2/fa5/cout1	(rca_16bit_1/rca_8bit_2/c6)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_1/rca_8bit_2/fa7/cout1	(temp_cout)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_1/fa1/cout1	(rca_16bit_2/rca_8bit_1/c2)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_1/fa3/cout1	(rca_16bit_2/rca_8bit_1/c4)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_1/fa5/cout1	(rca_16bit_2/rca_8bit_1/c6)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_1/fa7/cout1	(rca_16bit_2/temp_cout)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_2/fa1/cout1	(rca_16bit_2/rca_8bit_2/c2)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_2/fa3/cout1	(rca_16bit_2/rca_8bit_2/c4)	
LUT5:I3->O	3	0.124	0.550	rca_16bit_2/rca_8bit_2/fa5/cout1	(rca_16bit_2/rca_8bit_2/c6)	
LUT5:I3->O	1	0.124	0.399	rca_16bit_2/rca_8bit_2/fa7/ha2/Mxor_sum_xo<0>1	(S_31_OBUF)	
OBUF:I->O		0.000		S_31_OBUF	(S<31>)	

Total 11.559ns (1.985ns logic, 9.574ns route)
(17.2% logic, 82.8% route)

Cross Clock Domains Report:

Total REAL time to Xst completion: 4.00 secs

Total CPU time to Xst completion: 4.27 secs

-->

Total memory usage is 479668 kilobytes

Number of errors : 0 (0 filtered)

Number of warnings : 0 (0 filtered)

Number of infos : 0 (0 filtered)