```
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
-->
Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
-->
Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
-->
Reading design: Ripple Carry Addr 8bit.prj
TABLE OF CONTENTS
 1) Synthesis Options Summary
 2) HDL Parsing
 3) HDL Elaboration
 4) HDL Synthesis
    4.1) HDL Synthesis Report
 5) Advanced HDL Synthesis
    5.1) Advanced HDL Synthesis Report
 6) Low Level Synthesis
 7) Partition Report
 8) Design Summary
    8.1) Primitive and Black Box Usage
    8.2) Device utilization summary
    8.3) Partition Resource Summary
    8.4) Timing Report
       8.4.1) Clock Information
       8.4.2) Asynchronous Control Signals Information
       8.4.3) Timing Summary
       8.4.4) Timing Details
       8.4.5) Cross Clock Domains Report
              Synthesis Options Summary
---- Source Parameters
Input File Name
                           : "Ripple Carry Addr 8bit.prj"
Ignore Synthesis Constraint File: NO
---- Target Parameters
Output File Name
                            : "Ripple Carry Addr 8bit"
                          : NGC
Output Format
Target Device
                          : xc7a100t-1-csg324
```

Top Module Name : Ripple_Carry_Addr_8bit

---- Source Options

Automatic FSM Extraction : YES FSM Encoding Algorithm : Auto

Safe Implementation : No FSM Style : LUT RAM Extraction : Yes RAM Style : Auto **ROM Extraction** : Yes Shift Register Extraction : YES ROM Style : Auto Resource Sharing : YES

Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto Reduce Control Sets : Auto Add IO Buffers : YES

Global Maximum Fanout : 100000
Add Generic Clock Buffer(BUFG) : 32
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto

Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No

Netlist Hierarchy : As_Optimized

RTL Output : Yes

Global Optimization : AllClockNets

Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator :/
Bus Delimiter : <>

Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

	erilog file "/home/siddhanule <half addr="">.</half>	th/Assignment_3/l	half_addr.v" into library work
Analyzing Ve	erilog file "/home/siddha	th/Assignment_3/1	full_addr.v" into library work
Analyzing Ve	ıle <full_addr>. erilog file "/home/siddhan ıle <ripple_carry_addr_< th=""><th></th><th>Ripple_Carry_Addr_8bit.v" into library work</th></ripple_carry_addr_<></full_addr>		Ripple_Carry_Addr_8bit.v" into library work
*	HDL Elaboration	*	
Elaborating n	nodule <ripple_carry_a< td=""><td>ddr_8bit>.</td><th></th></ripple_carry_a<>	ddr_8bit>.	
Elaborating n	nodule <full_addr>.</full_addr>		
Elaborating n	nodule <half_addr>.</half_addr>		
*	HDL Synthesis	*	
	Unit <ripple_carry_adurce "="" file="" home="" is="" siddha<="" td=""><td>-</td><th>/Ripple_Carry_Addr_8bit.v".</th></ripple_carry_adurce>	-	/Ripple_Carry_Addr_8bit.v".
Unit < Ripple	_Carry_Addr_8bit> syntl	resized.	
Related sor Summary:	Unit <full_addr>. urce file is "/home/siddha</full_addr>	rth/Assignment_3	/full_addr.v".
no macro. Unit <full_ad< td=""><td>dr> synthesized.</td><td></td><th></th></full_ad<>	dr> synthesized.		
Related sor Summary:	Unit <half_addr>. urce file is "/home/siddha</half_addr>	rth/Assignment_3	/half_addr.v".
Unit <half_ac< td=""><td>ldr> synthesized.</td><td></td><th></th></half_ac<>	ldr> synthesized.		
HDL Synthes	sis Report		
Macro Statist		1.6	
# Xors 1-bit xor2		16 16	
*	Advanced HDL Synth	============ esis	*
Advanced HDL Synthesis Report			

Macro Statistics	
# Xors	: 16
1-bit xor2	: 16
*	Low Level Synthesis *
Optimizing unit	<ripple_carry_addr_8bit></ripple_carry_addr_8bit>
	ations timizing final netlist traint ratio of 100 (+ 5) on block Ripple_Carry_Addr_8bit, actual ratio is 0.
Final Macro Pro	cessing
Final Register R	eport
Found no macro	
*	Partition Report *
Partition Implem	nentation Status
No Partitions w	vere found in this design.
*	Design Summary *
	Design Summary
Top Level Outpo	ut File Name : Ripple_Carry_Addr_8bit.ngc
Primitive and Bl	ack Box Usage:
# BELS	: 12
# LUT3	: 4
# LUT5	: 8
# IO Buffers	: 26
# IBUF	: 17
# OBUF	: 9
Device utilization	on summary:

Selected Device: 7a100tcsg324-1

Slice Logic Utilization: Number of Slice LUTs: 12 out of 63400 0%				
Number used as Logic: 12 out of 63400 0%				
Slice Logic Distribution: Number of LUT Flip Flop pairs used: 12 Number with an unused Flip Flop: 12 out of 12 100% Number with an unused LUT: 0 out of 12 0% Number of fully used LUT-FF pairs: 0 out of 12 0% Number of unique control sets: 0				
IO Utilization:				
Number of IOs: 26				
Number of bonded IOBs: 26 out of 210 12%				
Specific Feature Utilization:				
Partition Resource Summary:				
No Partitions were found in this design.				
Timing Report				
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.				
Clock Information:				
No clock signals found in this design				
Asynchronous Control Signals Information:				
No asynchronous control signals found in this design				
Timing Summary:				
Speed Grade: -1				
Minimum period: No path found Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found Maximum combinational path delay: 3.471ns				
Timing Details:				

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis

Total number of paths / destination ports: 97 / 9

Delay: 3.471ns (Levels of Logic = 6)

A < 1 > (PAD)Source: S<7> (PAD) Destination:

Data Path: A<1> to S<7>

Gate Net

Cell:in->out fanout Delay Delay Logical Name (Net Name)

IBUF:I->O	2 0.001 0.925 A_1_IBUF (A_1_IBUF)
LUT5:I0->O	3 0.124 0.550 fa1/cout1 (c2)
LUT5:I3->O	3 0.124 0.550 fa3/cout1 (c4)
LUT5:I3->O	3 0.124 0.550 fa5/cout1 (c6)
LUT5:I3->O	1 0.124 0.399 fa7/cout1 (cout_OBUF)
OBUF:I->O	0.000 cout_OBUF (cout)

Total 3.471ns (0.497ns logic, 2.974ns route)

(14.3% logic, 85.7% route)

Cross Clock Domains Report:

Total REAL time to Xst completion: 5.00 secs Total CPU time to Xst completion: 4.66 secs

-->

Total memory usage is 479548 kilobytes

Number of errors : 0 (0 filtered) Number of warnings: 0 (0 filtered) Number of infos : 0 (0 filtered)