



mini的FPGA烧写过程

创建项目导入文件


新建一个项目




不勾选“Do not specify sources at this time”




添加对应Verilog文件




添加对应约束文件




选择FPGA芯片型号




点击Finish创建完成




添加BRAM IP Core




从IP Catalog中搜索选择“Block Memory Generator”




接口类型选择“Native”




更改Port A位宽和深度，配置操作模式，取消勾选“Primitives Output Register”




加载coe文件到BRAM中




更改设备名称为“BRAM”



点击OK和Generate，生成IP Core的Verilog代码




完成



添加clocking wizard IP

再次搜索ip核，选择clocking wizard



输入频率更改为125MHz

Customize IP

Clocking Wizard (6.0)

DocumentationIP LocationSwitch to Defaults

IP SymbolResource

Show disabled ports

resetclk_out1

clk_in1locked

Component Nameclk_wiz_0

Clocking Options

Output ClocksPort RenamingMMCM SettingsSummary

Clock Monitor

Enable Clock Monitoring

Primitive

MMCMPLL

Clocking Features

Frequency SynthesisPhase AlignmentDynamic ReconfigSafe Clock StartupMinimize PowerSpread SpectrumDynamic Phase Shift

Jitter Optimization

BalancedMinimize Output JitterMaximize Input Jitter filtering

Dynamic Reconfig Interface Options

AXI4LiteDRPPhase Duty Cycle ConfigWrite DRP registers

Input Clock Information

Input Clock	Port Name	Input Frequency(MHz)		Jitter Options	Input Jitter	Source
<input checked="" type="checkbox"/> Primary	clk_in1	125.000	10.000 - 800.000	UI	0.010	Single ended clock capable pin
<input type="checkbox"/> Secondary	clk_in2	100.000	60.000 - 120.000		0.010	Single ended clock capable pin

OK

Cancel

输出更改为50MHz

Customize IP

Clocking Wizard (6.0)

DocumentationIP LocationSwitch to Defaults

IP SymbolResource

Show disabled ports

resetclk_out1

clk_in1locked

Component Nameclk_wiz_0

Clocking Options

Output ClocksPort RenamingMMCM SettingsSummary

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)	Requested	Actual	Phase (degrees)	Requested	Actual	Duty Cycle (%)	Requested	Actual	Drives	Use Fine P
<input checked="" type="checkbox"/> clk_out1	clk_out1	50.000	50.00000	0.000	0.000	50.000	50.0	BUFG				
<input type="checkbox"/> clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG				

USE CLOCK SEQUENCING

Output Clock

Sequence Number

clk_out11

clk_out21

clk_out31

clk_out41

clk_out51

clk_out61

clk_out71

Clocking Feedback

Source

Automatic Control On-ChipAutomatic Control Off-ChipUser-Controlled On-ChipUser-Controlled Off-Chip

Signalling

Single-endedDifferential

Enable Optional Inputs / Outputs for MMCM/PLL

resetpower_downinput_clk_stoppedlockedclkbstopped


Reset Type

Active HighActive Low


OK

Cancel


取消勾选“locked”选项



更改IP核名称为“CLKWIZ”



点击“OK”和“generate”完成生成




生成BitStream进行烧写


生成比特流



连接设备



烧写比特流




连接IO引脚



观察结果

安装驱动



查看效果

