

```
Setup
         <u>I/O</u>
                piso.sv 📥 🗙
 1 module piso #(
     parameter [7:0] DATA_WIDTH = 16
 3)
     input
             logic
                                      clk,
             logic
     input
                                      rst_n,
             logic
                                      load_i,
     input
     input
             logic [DATA_WIDTH-1:0] loaddata_i,
     output logic
                                      serial_o
 9);
10
11 logic [DATA_WIDTH-1:0] data_d, data_q;
12
13 always_comb begin
     if (load_i)
       data_d = loaddata_i;
15
16
     else
17
       data_d = (data_q >> 1);
18 end
19
20 always_ff @(posedge clk or negedge rst_n) begin
     if (!rst_n) begin
       data_q <= '0;
22
     end else begin
24
       data_q <= data_d;</pre>
25
     end
26 end
27
28 assign serial_o = data_q[0];
29
30 endmodule
```

