
Proposed FPGA I/O:
exp
17 0 (2)
16 8 4 3
DAC/ADC
PWM
exp
exp
exp
FPGA 2:
DAC
ADC
FPGA 0
FPGA 1
exp
exp
SDRAM
FPGA 2
exp
exp
PHY
ENET
250 MAs to everything
Need SPI programming and pinout to David